$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Method and system for fabricating strained layers for the manufacture of integrated circuits 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/46
  • H01L-021/02
  • H01L-021/30
출원번호 US-0043477 (2005-01-24)
발명자 / 주소
  • Henley,Francois J.
  • Ong,Philip James
  • Malik,Igor J.
  • Kirk,Harry R.
출원인 / 주소
  • Silicon Genesis Corporation
대리인 / 주소
    Townsend, Townsend and Crew LLP
인용정보 피인용 횟수 : 20  인용 특허 : 15

초록

A method for forming a strained layer of semiconductor material, e.g., silicon, germanium, Group III/V, silicon germanium alloy. The method includes providing a non-deformable surface region having a first predetermined radius of curvature, which is defined by R(1) and is defined normal to the surf

대표청구항

What is claimed is: 1. A method for forming a strained layer of semiconductor material, the method comprising: providing a non-deformable surface region having a first predetermined radius of curvature, the first predetermined radius of curvature being defined by R(1) and being defined normal to th

이 특허에 인용된 특허 (15)

  1. Henley Francois J. ; Cheung Nathan W., Controlled cleaning process.
  2. Fitzgerald Eugene A., Controlling threading dislocation densities in Ge on Si using graded GeSi layers and planarization.
  3. Johnson Jay M., Laminated membrane structure for polarographic measurement and methods of making said structures.
  4. Fitzgerald, Eugene A., Low threading dislocation density relaxed mismatched epilayers without high temperature growth.
  5. Yamazaki, Shunpei; Tanaka, Koichiro, Method and apparatus for producing semiconductor device.
  6. Yamazaki Shunpei,JPX ; Tanaka Koichiro,JPX, Method for producing semiconductor device.
  7. Kovacic Stephen J.,CAX, Method for the hybrid integration of discrete elements on a semiconductor substrate.
  8. Andrews Wendell C. (Mesa AZ), Method of forming sagging mold from a glass ceramic.
  9. Aspar Bernard,FRX ; Bruel Michel,FRX ; Poumeyrol Thierry,FRX, Method of producing a thin layer of semiconductor material.
  10. Aspar, Bernard; Bruel, Michel; Poumeyrol, Thierry, Method of producing a thin layer of semiconductor material.
  11. Rona E. Belford, Method of producing strained microelectronic and/or optical integrated and discrete devices.
  12. Belford, Rona Elizabeth, Methods of producing strained microelectronic and/or optical integrated and discrete devices.
  13. Bruel Michel (Veurey FRX), Process for the production of thin semiconductor material films.
  14. Kang Sien G. ; Malik Igor J., Surface finishing of SOI substrates using an EPI process.
  15. Roberds, Brian; Doyle, Brian S., Technique to obtain high mobility channels in MOS transistors by forming a strain layer on an underside of a channel.

이 특허를 인용한 특허 (20)

  1. Adibi, Babak; Murrer, Edward S., Application specific implant system and method for use in solar cell fabrications.
  2. Prabhakar, Vinay; Adibi, Babak, Grid for plasma ion implant.
  3. Prabhakar, Vinay; Adibi, Babak, Grid for plasma ion implant.
  4. Adibi, Babak; Chun, Moon, Ion implant system having grid assembly.
  5. Adibi, Babak; Chun, Moon, Ion implant system having grid assembly.
  6. Adibi, Babak; Chun, Moon, Ion implant system having grid assembly.
  7. Henley,Francois J., Method for fabricating semiconductor devices using strained silicon bearing material.
  8. Henley,Francois J., Method for fabricating semiconductor devices using strained silicon bearing material.
  9. Adibi, Babak; Chun, Moon, Method for ion implant using grid assembly.
  10. Rossini, Umberto; Flahaut, Thierry; Larrey, Vincent, Method for manufacturing a multilayer structure on a substrate.
  11. Xie,Ya Hong, Method for producing dislocation-free strained crystalline films.
  12. Xie,Ya Hong, Method for producing dislocation-free strained crystalline films.
  13. Yu,Cheng Ya; Jan,Sun Rong; Chang,Shu Tong; Liu,Chee Wee, Method with mechanically strained silicon for enhancing speed of integrated circuits or devices.
  14. Adibi, Babak; Chun, Moon, Plasma grid implant system for use in solar cell fabrications.
  15. Sinha, Nishant; Sandhu, Gurtej S.; Smythe, John, Semiconductor material manufacture.
  16. Adibi, Babak; Murrer, Edward S., Solar cell fabrication with faceting and ion implantation.
  17. Pederson, Terry; Hieslmair, Henry; Chun, Moon; Prabhakar, Vinay; Adibi, Babak; Bluck, Terry, Substrate processing system and method.
  18. Pederson, Terry; Hieslmair, Henry; Chun, Moon; Prabhakar, Vinay; Adibi, Babak; Bluck, Terry, Substrate processing system and method.
  19. Fong, Theodore E.; Current, Michael I., Three dimensional integrated circuit.
  20. Fong, Theodore E.; Current, Michael I., Three dimensional integrated circuit.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로