A field effect semiconductor device comprising a high permittivity silicate gate dielectric and a method of forming the same are disclosed herein. The device comprises a silicon substrate 20 having a semiconducting channel region 24 formed therein. A metal silicate gate dielectric layer 36 is formed
A field effect semiconductor device comprising a high permittivity silicate gate dielectric and a method of forming the same are disclosed herein. The device comprises a silicon substrate 20 having a semiconducting channel region 24 formed therein. A metal silicate gate dielectric layer 36 is formed over this substrate, followed by a conductive gate 38. Silicate layer 36 may be, e.g., hafnium silicate, such that the dielectric constant of the gate dielectric is significantly higher than the dielectric constant of silicon dioxide. However, the silicate gate dielectric may also be designed to have the advantages of silicon dioxide, e.g. high breakdown, low interface state density, and high stability. The present invention includes methods for depositing both amorphous and polycrystalline silicate layers, as well as graded composition silicate layers.
대표청구항▼
What is claimed is: 1. A method of fabricating a field-effect transistor for an integrated circuit, comprising the steps of: providing a single-crystal silicon substrate; forming a hafnium silicate dielectric layer on the substrate; and forming a conductive gate overlying the hafnium silicate diele
What is claimed is: 1. A method of fabricating a field-effect transistor for an integrated circuit, comprising the steps of: providing a single-crystal silicon substrate; forming a hafnium silicate dielectric layer on the substrate; and forming a conductive gate overlying the hafnium silicate dielectric layer. 2. An integrated circuit made by the method of claim 1. 3. The method of claim 1, wherein the forming a hafnium silicate dielectric layer step comprises: exposing a clean Si surface on the substrate; depositing hafnium on the Si surface; annealing the substrate in an inert ambient, thereby forming a layer of hafnium silicide on the substrate; oxidizing the layer of hafnium silicide, thereby forming the hafnium silicate dielectric layer. 4. The method of claim 3, further comprising oxidizing less than 1 nanometer of the clean Si surface prior to the depositing hafnium step. 5. The method of claim 3, wherein the oxidizing step comprises simultaneous exposure of the layer of hafnium suicide to an oxidizing gas and a reducing gas. 6. The method of claim 5, wherein the oxidizing gas is selected from the group consisting of O2, H2O, N 2O, CO2, and combinations thereof. 7. The method of claim 5, wherein the reducing gas is selected from the group consisting of CO, H2, CH3, and combinations thereof. 8. The method of claim 3, wherein the oxidizing step comprises exposure of the layer of a suicide to an oxygen plasma. 9. The method of claim 8, wherein the oxygen plasma is exposed to ultraviolet radiation. 10. The method of claim 3, further comprising annealing the hafnium silicate layer in a non-oxidizing environment, thereby densifying the silicate layer. 11. The method of claim 1, wherein the forming a hafnium silicate dielectric layer step comprises: depositing hafnium on the substrate in an oxidizing ambient, thereby forming an at least partially oxidized layer on the substrate; and annealing the substrate in an oxidizing ambient. 12. The method of claim 11, wherein the substrate comprises an oxidized silicon surface layer immediately prior to the depositing step. 13. The method of claim 11, wherein the substrate comprises a clean Si surface immediately prior to the depositing step. 14. The method of claim 11, wherein the depositing hafnium step comprises sputtering material from a target of hafnium onto the substrate. 15. The method of claim 1, wherein the forming a hafnium silicate dielectric layer step comprises: depositing hafnium and silicon on the substrate in an oxidizing ambient, thereby forming an at least partially oxidized layer on the substrate; and annealing the substrate in an oxidizing ambient. 16. The method of claim 15, wherein the substrate comprises an oxidized silicon surface layer immediately prior to the depositing step. 17. The method of claim 15, wherein the substrate comprises a clean Si surface immediately prior to the depositing step. 18. The method of claim 15, wherein the depositing hafnium and silicon step comprises simultaneous deposition of a layer comprising hafnium and silicon. 19. The method of claim 18, wherein the simultaneous deposition comprises sputtering material from a target comprised of the hafnium and silicon onto the substrate. 20. The method of claim 18, wherein the simultaneous deposition comprises evaporating hafnium and silicon from separate sources.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (36)
Summerfelt Scott R., Conductive exotic-nitride barrier layer for high-dielectric-constant material electrodes.
Lee Woo-Hyeong ; Manchanda Lalita, Electronic components with doped metal oxide dielectric materials and a process for making electronic components with do.
Bronner Gary Bela ; Cohen Stephan Alan ; Dobuzinsky David Mark ; Gambino Jeffrey Peter ; Ho Herbert Lei ; Madden Karen Popek, High dielectric TiO.sub.2 -SiN composite films for memory applications.
Hasegawa Toshiaki (Kanagawa JPX), High dielectric constant material containing tantalum, process for forming high dielectric constant film containing tant.
Ho Irving T. (Poughkeepsie NY) Riseman Jacob (Poughkeepsie NY), High reliability, low leakage, self-aligned silicon gate FET and method of fabricating same.
Johnson Eric A. (San Jose CA) Loh Ying T. (Saratoga CA) Strunk Yoshiko H. (Sunnyvale CA) Wang Chung S. (Fremont CA), Method for producing gate overlapped lightly doped drain (GOLDD) structure for submicron transistor.
Hsieh Ning (San Jose CA) Irene Eugene A. (Hopewell Junction NY) Ishaq Mousa H. (Essex Junction VT) Roberts Stanley (South Burlington VT), Method of making high dielectric constant insulators and capacitors using same.
Brown Dale M. (Schenectady NY) Chow Tat-Sing P. (Schenectady NY) Gibbons James F. (Palo Alto CA) McConnelee Paul A. (Schenectady NY), Methods of making composite conductive structures in integrated circuits.
Kyle James C. (24372 Via San Clemente Mission Viejo CA 92675), Polycrystalline insulating material seals between spaced members such as a terminal pin and a ferrule.
Gardner Mark I. ; Hause Fred N., Semiconductor device and method for forming the device using a dual layer, self-aligned silicide to enhance contact perf.
Cornett Kenneth D. (Albuquerque NM) Ramakrishnan E. S. (Albuquerque NM) Shapiro Gary H. (Albuquerque NM) Caldwell Raymond M. (Albuquerque NM) Howng Wei-Yean (Albuquerque NM), Voltage variable capacitor.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.