[미국특허]
Feedback control of a chemical mechanical polishing device providing manipulation of removal rate profiles
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-021/66
H01L-021/302
H01L-021/02
출원번호
US-0943955
(2001-08-31)
발명자
/ 주소
Shanmugasundram,Arulkumar P.
Schwarm,Alexander T.
Prabhu,Gopalakrishna B.
출원인 / 주소
Applied Materials, Inc.
대리인 / 주소
Wilmer Cutler Pickering Hale & Dorr
인용정보
피인용 횟수 :
22인용 특허 :
316
초록▼
A method of controlling surface non-uniformity of a wafer in a polishing operation includes (a) providing a model for a wafer polishing that defines a plurality of regions on a wafer and identifies a wafer material removal rate in a polishing step of a polishing process for each of the regions, wher
A method of controlling surface non-uniformity of a wafer in a polishing operation includes (a) providing a model for a wafer polishing that defines a plurality of regions on a wafer and identifies a wafer material removal rate in a polishing step of a polishing process for each of the regions, wherein the polishing process comprises a plurality of polishing steps, (b) polishing a wafer using a first polishing recipe based upon an incoming wafer thickness profile, (c) determining a wafer thickness profile for the post-polished wafer of step (b), and (d)calculating an updated polishing recipe based upon the wafer thickness profile of step (c) and the model of step (a) to maintain a target wafer thickness profile. The model can information about the tool state to improve the model quality. The method can be used to provide feedback to a plurality of platen stations.
대표청구항▼
What is claimed is: 1. A method of producing a target wafer thickness profile in a polishing operation, comprising: (a) providing a model for wafer polishing that defines a plurality of substantially annular regions on a wafer and identifies a wafer material removal rate in a polishing step for eac
What is claimed is: 1. A method of producing a target wafer thickness profile in a polishing operation, comprising: (a) providing a model for wafer polishing that defines a plurality of substantially annular regions on a wafer and identifies a wafer material removal rate in a polishing step for each of the regions, wherein the model is based on measurements of one or more wafers that have completed the polishing step; and (b) polishing a wafer using a polishing recipe based on the model that generates a target thickness profile for each region. 2. A method of controlling surface non-uniformity of a wafer in a polishing operation, comprising: (a) providing a model for wafer polishing that defines a plurality of regions on a wafer and a plurality of polishing steps and identifies a wafer material removal rate in a polishing step of a polishing process for each of the regions; (b) polishing a wafer using a first polishing recipe; (c) determining a wafer thickness profile for the polished wafer of step (b); and (d) calculating an updated polishing model based upon the wafer thickness profile of step (c) and the model of step (a) and updating the first polishing recipe based on the updated mode to maintain a target wafer thickness profile. 3. The method of claim 2, wherein the first polishing recipe is based on the model of step (a) and an initial wafer thickness profile. 4. The method of claim 2, wherein the model of step (a) further defines the effect of the tool state on polishing effectiveness. 5. The method of claim 2, wherein the plurality of regions in the model of step (a) comprises regions extending radially outward from a center point on the wafer. 6. The method of claim 1 or 5, wherein the model comprises four or more regions. 7. The method of claim 1 or 2, wherein the polishing of step (b) comprises polishing the wafer at a plurality of polishing stations. 8. The method of claim 7, wherein the polishing step is carried out at three polishing stations. 9. The method of claim 7, wherein the polishing recipe at at least two polishing stations is the same. 10. The method of claim 7, wherein the polishing recipe at at least two polishing stations is different. 11. The method of claim 7, wherein calculating the updated polishing model comprises calculating updated polishing models for each of the plurality of polishing stations. 12. The method of claim 11, wherein the updated polishing recipes for each of the plurality of polishing stations accounts for the tool state of the individual polishing stations. 13. The method of claim 9 or 10, wherein the polishing of step (b) is carried out at a plurality of polishing stations, and wherein a wafer thickness profile for each of the subsequent polishing stations is determined in step (c) and is used to update the model in step (d). 14. The method of claim 1 or 2, wherein the step of providing a model comprises: (a) measuring pre-polished wafer thickness in each of a plurality of regions defined on one or more wafers; (b) polishing the one or more wafers, wherein polishing comprises polishing the one or more wafers in a plurality of polishing steps; (c) measuring the wafer material removal rate for the one or more wafers at each of the plurality of regions after each of the polishing steps of step (f); (d) providing a model defining the effect of tool state on polishing effectiveness; and (e) recording the pre-polished and post-polished wafer thicknesses for each or the regions on a recordable medium. 15. The method of claim 14, further comprising: fitting the data to a linear or non-linear curve that establishes a relationship between the material removal rate of a region of the wafer and a polishing parameter of interest. 16. The method of claim 15, wherein the polishing parameter comprises polishing time. 17. The method of claim 16, wherein the polishing parameters further comprise a parameter selected from the group consisting of polishing time, polishing pad down forces and velocity, slurry flow and composition, conditioning time, conditioning disk down forces and velocity, oscillating speeds of both the conditioning disk and the wafer carrier. 18. The method of claim 1 or 2, wherein the wafer removal for a region j (AR'j) in the model of step (a) is determined according to the equation: description="In-line Formulae" end="lead"AR' j=(c11j·x1+c12j) ·t1+(c21j·x2+c 22j)·t2+(c31j·x3+ c32j)·t3+(c41j·x 1+c42j)·t4+(c51j ·x5+c52j)·t5,description="In-line Formulae" end="tail" where x1, x2, x3, x4, and x5 are the additional parameter values for polishing steps 1, 2, 3, 4, and 5, respectively; t1, t2, t3, t 4, and t5 are the polishing times for polishing steps 1, 2, 3, 4, and 5, respectively, and ca1j provides the contribution to wafer removal of the variable x in polishing step a in region j; and c a2j provides the contribution to wafer removal of polishing time in polishing step a. 19. The method of claim 18 wherein the wafer material removal rate profile accounts for tool state by scaling the profile using the scaling factor: description="In-line Formulae" end="lead"(1+k p·tp+kd·td+ kpd·tp·td),description="In-line Formulae" end="tail" where the terms tp and td refer to pad and disk life, respectively, with units of hour; and the terms kp, kd and kpd are empirically determined coefficients relating pad and disk life to removal rate. 20. The method of claim 2, wherein the updated polishing model is attained by solving the equation: where x is a vector of times and other processing parameters corresponding to the polishing recipe; g(x) is the model for the polishing process, ysp is a vector of the desired average region wafer thicknesses; and f(ysp, g(x)) is a penalty function to penalize the deviation between the model predictions g(x) and the desired thicknesses ysp. 21. A method of determining a model for wafer thickness profile, comprising: (a) measuring pre-polished wafer thickness in each of a plurality of regions defined on one or more wafers; (b) polishing the one or more wafers, wherein polishing comprises polishing the one or more wafers in a plurality of polishing steps; (c) measuring the wafer material removal rate for the one or more wafers at each of the plurality of regions after each of the polishing steps of step (b); (d) providing a model defining the effect of tool state on polishing effectiveness; and (e) recording the pre-polished and post-polished wafer thicknesses for each of the regions on a recordable medium. 22. The method of claim 21, further comprising: fitting the data to a linear or non-linear curve that establishes a relationship between the material removal rate of a region of the wafer and a polishing parameter of interest. 23. The method of claim 22, wherein the polishing parameter comprises polishing time. 24. The method of claim 23, wherein the polishing parameters further comprise a parameter selected from the group consisting of polishing time, polishing pad down forces and velocity, slurry flow and composition, conditioning time, conditioning disk down forces and velocity, oscillating speeds of both the conditioning disk and the wafer carrier. 25. The method of claim 21 wherein the wafer material removal for a region j (AR'j) in the model of step (a) is determined according to the equation: description="In-line Formulae" end="lead"AR' j=(c11j·x1+c12j) ·t1+(c21j·x2+c 22j)·t2+(c31j·x3+ c32j)·t3+(c41j·x 1+c42j)·t4+(c51j ·x5+c52j)·t5,description="In-line Formulae" end="tail" where x1, x2, x3, x4, and x5 are the additional parameter values for polishing steps 1, 2, 3, 4, and 5, respectively; t1, t2, t3, t 4, and t5 are the polishing times for polishing steps 1, 2, 3, 4, and 5, respectively, and ca1j provides the contribution to wafer removal of the variable x in polishing step a in region j; and c a2j provides the contribution to wafer removal of polishing time in polishing step a. 26. The method of claim 21 wherein the wafer material removal rate profile accounts for tool state by scaling the profile using the scaling factor: description="In-line Formulae" end="lead"(1+k p·tp+kd·td+ kpd·tp·td),description="In-line Formulae" end="tail" where the terms tp and td refer to pad and disk life, respectively, with units of hour; and the terms kp, kd and kpd are empirically determined coefficients relating pad and disk life to removal rate. 27. The method of claim 22, wherein the model is determined using less than 10 wafers. 28. A method of producing a target wafer thickness profile in a polishing operation, comprising: (a) providing a model for wafer polishing that defines a plurality of substantially annular regions on a wafer, identifies a wafer material removal rate in a polishing step for each of the regions, and defines the effect of tool state on polishing effectiveness; and (b) polishing a wafer using a polishing recipe based on the model that generates a target thickness profile for each region.
Trombetta Liberatore A. (Hamilton CAX) Patel Dhanraj S. (Mississauga CAX) Darby Dennis A. (Hamilton CAX) Huhtanen Jayne S. (Toronto CAX), Absorbent article having a rewet barrier.
Sullivan Michael F. (Dallas TX) Hirsch Judith S. (Plano TX) Butler Stephanie W. (Plano TX) Tovell Nicholas J. (Plano TX) Stefani Jerry A. (Richardson TX) Mozumder Purnendu K. (Dallas TX) Wild Ulrich , Apparatus and method for model based process control.
Sullivan Michael Francis ; Hirsch Judith Susan ; Butler Stephanie Watts ; Tovell Nicholas John ; Stefani Jerry Alan ; Mozumder Purnendu K. ; Wild Ulrich H. ; Wang Chun-Jen Jason ; Hartzell Robert A., Apparatus and method for model based process control.
Phan Khoi A. ; Bains Gurjeet S. ; Steele David A. ; Orth Jonathan A. ; Subramanian Ramkumar, Apparatus and method for reducing defects in a semiconductor lithographic process.
Parker Norman W. (Fairfield CA) Tolles Robert D. (Santa Clara CA) Lee Harry Q. (Mountain View CA), Apparatus and method for simulating and optimizing a chemical mechanical polishing system.
Mashruwala Rajesh U. (Palo Alto CA) Hess Richard L. (Palo Alto CA) Verplank William L. (Menlo Park CA), Apparatus and method for viewing relationships in a factory management system.
Kittler Richard Charles ; Ling Zhi-Min ; Pak James Minsu ; Lin Yung-Tao ; Shiau Ying, Arrangement and method for detecting sequential processing effects in manufacturing.
Lin Yung-Tao ; Ling Zhi-Min ; Pak James ; Shiau Ying, Arrangement and method for detecting sequential processing effects in manufacturing using predetermined sequences withi.
Tobin ; Jr. Kenneth W. ; Gleason Shaun S. ; Karnowski Thomas P. ; Sari-Sarraf Hamed, Automated defect spatial signature analysis for semiconductor manufacturing process.
Yu Chris C. (Boise ID) Sandhu Gurtej S. (Boise ID), Chemical mechanical planarization (CMP) of a semiconductor wafer using acoustical waves for in-situ end point detection.
Richard J. Lebel ; Rock Nadeau ; Martin P. O'Boyle ; Paul H. Smith, Jr. ; Theodore G. van Kessel ; Hemantha K. Wickramasinghe, Chemical mechanical polishing in-situ end point system.
Bach Mark A. ; Charlet Kyle Jeffrey ; Ho Shyh-Mei Fang ; McBride Kevin M. ; Rowe-Anderson Huey Moncrief ; Sander Thomas Beavers ; Vogel Thomas Arthur, Command line interface for creating business objects for accessing a hierarchical database.
Hirsch Judith S. (Plano TX) Wild Ulrich H. (Dallas TX), Computer-aided manufacturing support method and system for specifying relationships and dependencies between process typ.
Drummond Shattuck Reed ; Peter Earnshaw Heymann ; Steven Mark Mushero ; Kevin Benard Jones ; Jeffrey Todd Oberlander ; Dan Banay, Computer-based communication system and method using metadata defining a control-structure.
Baker Michael K. (Los Gatos CA) Lane Leslie A. (Sunnyvale CA) Perloff David S. (Sunnyvale CA) Freedland Alexander (Campbell CA), Data analysis system and method for industrial process control systems.
Hofmann Jim, Devices and methods for in-situ control of mechanical or chemical-mechanical planarization of microelectronic-device substrate assemblies.
Zhao Bin ; Vasudev Prahalad K. ; Horwath Ronald S. ; Seidel Thomas E. ; Zeitzoff Peter M., Dual damascene interconnect structure using low dielectric constant material for an inter-level dielectric layer.
Morshedi Abdol M. (Houston TX) Cutler Charles R. (Houston TX) Fitzpatrick Thomas J. (Katy TX) Skrovanek Thomas A. (Houston TX), Dynamic process control.
Gerasimov Viktor G. (ulitsa Energeticheskaya ; 8 ; korpus 1 ; kv. 144 Moscow SUX) Kljuev Vladimir V. (ulitsa Volgina ; 13 ; kv. 69 Moscow SUX) Kuznetsov Viktor B. (Novogireevskaya ulitsa ; 14 ; korpu, Eddy current device for automatically testing the quality of elongated electrically conductive objects by non-destructiv.
Cresswell Michael W. (Frederick MD) Linholm Loren W. (Ijamsville MD) Allen Richard A. (Germantown MD) Teague E. Clayton (Gaithersburg MD) Penzes William B. (New Carrollton MD), Electrical test structure and method for measuring the relative locations of conducting features on an insulating substr.
Penzes William B. ; Allen Richard A. ; Cresswell Michael W. ; Linholm Loren W. ; Teague E. Clayton, Electrical test structure and method for measuring the relative locations of conductive features on an insulating substr.
Fehskens Leonard G. ; Sylor Mark W. ; Chapman Kenneth W. ; Schuchard Robert C. ; Goldfarb Stanley I. ; O'Brien Linsey B. ; Rosenbaum Richard L. ; Kohls Ruth E. J. ; Namoglu Sheryl F. ; Seger Mark J., Entity management system.
Krivokapic, Zoran; Heavlin, William D., Feed-forward control of TCI doping for improving mass-production-wise, statistical distribution of critical performance parameters in semiconductor devices.
Conrad, Edward W.; Smyth, John S.; Whiting, Charles A.; Ziemer, David A., Feedback method utilizing lithographic exposure field dimensions to predict process tool overlay settings.
Habib Dennis M. ; Engelberg Mindy J. ; McNutt Kathryn A. ; Kinser Colby E. ; Lynch ; II Charles E. ; Williams Chauncey L., Help system with semitransparent window for disabling controls.
Li Leping ; Barbee Steven George ; Halperin Arnold ; Heinz Tony Frederick, In-situ monitoring and control of conductive films by detecting changes in induced eddy currents.
Lee Mark S. (Windsor Locks CT) McQuaid Cameron M. (Middlefield MA) Urban Stephen R. (West Hartford CT) Seccombe ; Jr. Donald A. (Cheshire CT) Leo ; Jr. Robert T. (Manchester CT) Coon Edward H. (Winfi, Integrated manufacturing system.
Lopatin, Sergey; Wang, Fei; Schonauer, Diana; Avanzino, Steven C., Interconnect structure formed in porous dielectric material with minimized degradation and electromigration.
Sharpe ; Jr. Richard R. ; Bruck Robert ; Wagenknecht Richard ; Westbrock Jon D. ; Tielens Craig R. ; Kieley James W., Interface controls for use in a field device management system.
Lale Peter G. (Harpenden GBX) Hocking Donald H. (St. Albans GBX), Lift off compensation of eddy current crack detection system by controlling damping resistance of oscillator.
Scheid Glen W. ; Riley Terrence J. ; Wang Qingsu ; Miller Michael ; Qin Si-Zhao J., Lot-to-lot rapid thermal processing (RTP) chamber preheat optimization.
Cho, Dae-Sik; Chae, Hee-Sun; Kim, Seok-Hyun; Tong, Seung-Hoon; Yoon, Tae-Yang; Kwak, Doh-Soon; Kang, Hee-Se; Park, Yll-Seug; Oh, Jae-Seok, Lots dispatching method for variably arranging processing equipment and/or processing conditions in a succeeding process according to the results of a preceding process and apparatus for the same.
Fischer Frederic P. (Williamsville NY) Lee Patrick S. K. (Poughkeepsie NY) Logue Raymond C. (Somers NY) Parks Thomas W. (Ithaca NY), Measurement of fiber diameters with high precision.
Anthony J. Toprac ; Derick J. Wristers ; Jon D. Cheek, Method and apparatus for characterizing semiconductor device performance variations based on independent critical dimension measurements.
Bonser Douglas ; Toprac Anthony J. ; Purdy Matthew ; Behnke John R. ; Hussey ; Jr. James H., Method and apparatus for control of critical dimension using feedback etch control.
Campbell W. Jarrett ; Lansford Jeremy ; Raeder Christopher H., Method and apparatus for controlling within-wafer uniformity in chemical mechanical polishing.
Wiswesser Andreas Norbert,DEX ; Pan Judon Tony ; Swedek Boguslaw, Method and apparatus for detecting an end-point in chemical mechanical polishing of metal layers.
Wiswesser, Andreas Norbert; Pan, Judon Tony; Swedek, Boguslaw, Method and apparatus for detecting an end-point in chemical mechanical polishing of metal layers.
Taravade Kunal N., Method and apparatus for detecting an endpoint polishing layer by transmitting infrared light signals through a semiconductor wafer.
Coss, Jr., Elfido; Wang, Qingsu; Riley, Terrence J., Method and apparatus for fault detection of a processing tool and control thereof using an advanced process control (APC) framework.
Sonderman, Thomas; Coss, Jr., Elfido; Wang, Qingsu, Method and apparatus for fault detection of a processing tool in an advanced process control (APC) framework.
Wright, Marilyn I.; Lensing, Kevin R.; Stirton, James Broc, Method and apparatus for identifying misregistration in a complimentary phase shift mask process.
Elfido Coss, Jr. ; Thomas Sonderman ; Robert W. Anderson, Method and apparatus for implementing corrected species by monitoring specific state parameters.
Pecen Jiri ; Fielden John ; Chadda Saket ; LaComb ; Jr. Lloyd J. ; Jairath Rahul ; Krusell Wilbur C., Method and apparatus for in-situ monitoring of thickness using a multi-wavelength spectrometer during chemical-mechanical polishing.
Lee Shih-Jong J. ; Kuan Chih-Chau L., Method and apparatus for incremental concurrent learning in automatic semiconductor wafer and liquid crystal display defect classification.
Maruyama Shigenobu,JPX ; Hongo Mikio,JPX ; Todoroki Satoru,JPX ; Okunaka Masaaki,JPX ; Matsuzaki Hideo,JPX ; Ninomiya Takanori,JPX ; Yoshimura Kazushi,JPX ; Ito Fumikazu,JPX, Method and apparatus for inspection and correction of wiring of electronic circuit and for manufacture thereof.
Miller, Michael Lee; Wang, Qingsu; Coss, Jr., Elfido, Method and apparatus for integration of real-time tool data and in-line metrology for fault detection in an advanced process control (APC) framework.
Wiswesser Andreas Norbert,DEX ; Schoenleber Walter,DEX ; Swedek Boguslaw, Method and apparatus for measuring substrate layer thickness during chemical mechanical polishing.
Maung Sonny (Plano TX) Butler Stephanie W. (Plano TX) Henck Steven A. (Plano TX), Method and apparatus for process endpoint prediction based on actual thickness measurements.
Reitman Edward A. (Madison NJ) Ibbotson Dale E. (Bridgewater NJ) Lee Tseng-Chung (New York NY), Method and apparatus for real time monitoring of wafer attributes in a plasma etch process.
Venkatesh Srilakshmi ; Jevtic Dusan, Method and apparatus for scheduling wafer processing within a multiple chamber semiconductor wafer processing tool having a multiple blade robot.
Judell Neil H. (Plainfield NJ) Poduje Noel S. (Needham Heights MA), Method and apparatus for separating fixture-induced error from measured object characteristics and for compensating the.
Hurwitt Steven D. (Park Ridge NJ) Wagner Israel (Monsey NY) Hieronymi Robert (Rock Cavern NY) Van Nutt Charles (Monroe NY), Method and apparatus for sputter coating stepped wafers.
Miller, Michael Lee; Bushman, Scott G., Method and apparatus for the integration of sensor data from a process tool in an advanced process control (APC) framework.
Van Boxem Gerardus J. C.,NLX, Method and system for assessing a measurement procedure and measurement-induced uncertainties on a batchwise manufacturi.
Kahn Randolph W. ; Prosack Hank G. ; Vickers Kenneth G., Method and system for enhancing the identification of causes of variations in the performance of manufactured articles.
Yuji Takagi JP; Hideaki Doi JP; Makoto Ono JP, Method and system for manufacturing semiconductor devices, and method and system for inspecting semiconductor devices.
Philippe Coronel FR; Jean Canteloup FR; Renzo Maccagnan FR; Jean-Phillippe Vassilakis FR, Method and system for semiconductor wafer fabrication process real-time in-situ interactive supervision.
Joseph C. Davis ; Karthik Vasanth ; Sharad Saxena ; Purnendu K. Mozumder ; Suraj Rao ; Chenjing L. Fernando ; Richard G. Burch, Method and system for using response-surface methodologies to determine optimal tuning parameters for complex simulators.
Yang Jiunn-Der,TWX ; Yeh Renn-Shyan,TWX ; Chang Chao-Hsin,TWX ; Chang Wen-Chen,TWX, Method and system for yield loss analysis by yield management system.
Campbell William Jarrett ; Lansford Jeremy, Method for characterizing polish pad lots to eliminate or reduce tool requalification after changing a polishing pad.
Kelkar Amit S., Method for depositing a selected thickness of an interlevel dielectric material to achieve optimum global planarity on a semiconductor wafer.
Leu, Jihperng; Wu, Chih-I; Zhou, Ying; Kloster, Grant M., Method for improving nucleation and adhesion of CVD and ALD films deposited onto low-dielectric-constant dielectrics.
Shuo-Yen Tai TW; Ming-Cheng Yang TW; Jiun-Fang Wang TW; Champion Yi TW, Method for integration optimization by chemical mechanical planarization end-pointing technique.
Miller Michael Lee ; Campbell William Jarrett, Method for providing cooperative run-to-run control for multi-product and multi-process semiconductor fabrication.
Liu Chung-Shi,TWX ; Yu Chen-Hua,TWX ; Bao Tien-I,TWX ; Jang Syun-Ming,TWX, Method for selective growth of Cu3Ge or Cu5Si for passivation of damascene copper structures and device manufactured thereby.
Meikle Scott G. (Boise ID) Marty Lucky F. (Scottsdale AZ), Method for selectively reconditioning a polishing pad used in chemical-mechanical planarization of semiconductor wafers.
Krivokapic Zoran (Santa Clara CA) Heavlin William D. (San Francisco CA) Kyser David F. (San Jose CA), Method for setting and adjusting process parameters to maintain acceptable critical dimensions across each die of mass-p.
Bomans Muriel (Boulogne FRX) Pierre Francine (Paris FRX) Robin Hugues (Bouguenais FRX), Method for structuring information used in an industrial process and its application to aircraft piloting assistance.
Miller Gabriel Lorimer (Westfield NJ) Robinson David Arthur Hall (Murray Hill NJ) Wiley John Duncan (Stuttgart DT), Method for the noncontacting measurement of the electrical conductivity of a lamella.
Wisspeintner Karl (Ortenburg DEX) Mandl Roland (Ortenburg DEX), Method of calibrating a thickness measuring device and device for measuring or monitoring the thickness of layers, tapes.
Weling Milind (San Jose CA) Gabriel Calvin T. (Cupertino CA), Method of inspecting planarity of wafer surface after etchback step in integrated circuit fabrication.
Lopatin, Sergey; King, Paul L.; Bernard, Joffre F., Method of reducing electromigration by ordering zinc-doping in an electroplated copper-zinc interconnect and a semiconductor device thereby formed.
Lopatin, Sergey; Nickel, Alexander H., Method of reducing electromigration in a copper line by Zinc-Doping of a copper surface from an electroplated copper-zinc alloy thin film and a semiconductor device thereby formed.
Lopatin, Sergey; Nickel, Alexander H., Method of reducing electromigration in a copper line by electroplating an interim copper-zinc alloy thin film on a copper surface and a semiconductor device thereby formed.
Bartels Anthony L. ; Allen Robert F. ; Holzapfel Paul ; Lin Warren, Methods for the in-process detection of workpieces with a monochromatic light source.
Mellen-Garnett Katrina A. ; Gupta Prashant, Modular application collaboration including filtering at the source and proxy execution of compensating transactions to conserve server resources.
Mozumder Purnendu K. (Plano TX) Saxena Sharad (Dallas TX) Pu William W. (Plano TX), Multi-variable statistical process controller for discrete manufacturing.
Kim Do-hyeong,KRX ; Kim Tae-ryong,KRX ; Choi Byeung-wook,KRX ; Jung Kwang-jin,KRX, Multiple reaction chamber system having wafer recognition system and method for processing wafer using same.
Urbanek Karel (Atherton CA) Kren George J. (Los Altos CA) Wheeler William R. (Saratoga CA), Non-contacting resistivity instrument with structurally related conductance and distance measuring transducers.
Goiffon David A. ; Hartmann Gerald E. ; Johnson David R., Object management system supporting the use of application domain knowledge mapped to technology domain knowledge.
Tantry Subhash B. (Palo Alto CA) Mashruwala Rajesh U. (Palo Alto CA) Lozier Barry A. (Sunnyvale CA) Hess Richard L. (Palo Alto CA), Object-oriented architecture for factory floor management.
Brewer Tony Mahlon ; Watson Thomas Lee ; Chastain David Michael, Parallel processing computer system having shared coherent memory and interconnections utilizing separate undirectional.
Chan Lap ; Yap Kuan Pei,MYX ; Tee Kheng Chok,MYX ; Ip Flora S.,SGX ; Loh Wye Boon,MYX, Passivation of copper interconnect surfaces with a passivating metal layer.
Yoon Euisik (Sunnyvale CA) Allison ; Jr. Robert W. (San Jose CA) Kovacs Ronald P. (Mountain View CA), Photolithography control system and method using latent image measurements.
Yoon Euisik (Sunnyvale CA) Allison ; Jr. Robert W. (San Jose CA) Kovacs Ronald P. (Mountain View CA), Photolithography control system and method using latent image measurements.
Britt Herbert I. (Cambridge MA) Joshi Amol P. (Marlboro MA) Mahalec Vladimir (Sudbury MA) Piela Peter C. (Brighton MA) Venkataraman Swaminathan (Waltham MA), Plant simulation and optimization software apparatus and method using dual execution models.
Axelby George S. (North Linthicum MD) Geldiay Vedat (Silver Spring MD) Moulds ; III Clinton W. (Millersville MD), Predictive model reference adaptive controller.
Lane Leslie A. (Santa Clara CA) Lybeck Lynn V. (Moss Beach CA) Perloff David S. (Sunnyvale CA) Kumagi Shoji (Santa Clara CA), Process control interface system for managing measurement data.
Anthony J. Toprac, Process control with control signal derived from metrology of a repetitive critical dimension feature of a test structure on the work piece.
Saxena Sharad ; Unruh Amy J. ; Mozumder Purnendu K. ; Burch Richard G., Process flow design at the module effects level through the use of acceptability regions.
Sierk Dennis A. (Huntsville AL) DuRoss Ronald R. (Huntsville AL) Geist Stephen G. (Union Grove AL) Hayes Gregory L. (Fayetteville TN), Process gas distribution system and method.
Sierk Dennis A. (Huntsville AL) DuRoss Ronald R. (Huntsville AL) Geist Stephen G. (Union Grove AL) Hayes Gregory L. (Fayetteville TN), Process gas distribution system and method with automatic transducer zero calibration.
Sierk Dennis A. (Huntsville AL) DuRoss Ronald R. (Huntsville AL) Geist Stephen G. (Union Grove AL) Hayes Gregory L. (Fayetteville TN), Process gas distribution system and method with automatic transducer zero calibration.
Sierk Dennis A. (Huntsville AL) DuRoss Ronald R. (Huntsville AL) Geist Stephen G. (Union Grove AL) Hays Gregory L. (Fayetteville TN), Process gas distribution system and method with gas cabinet exhaust flow control.
Sierk Dennis A. (Huntsville AL) DuRoss Ronald R. (Huntsville AL) Geist Stephen G. (Union Grove AL) Hayes Gregory L. (Fayetteville TN), Process gas distribution system and method with supervisory control.
Schacham-Diamand Yosef ; Dubin Valery M. ; Ting Chiu H. ; Zhao Bin ; Vasudev Prahalad K. ; Desilva Melvin, Protected encapsulation of catalytic layer for electroless copper interconnect.
Lopatin, Sergey; Nickel, Alexander H., Semiconductor device with copper-filled via includes a copper-zinc/alloy film for reduced electromigration of copper.
Anthony J. Toprac ; Michael L. Miller ; Thomas Sonderman, Supervisory method for determining optimal process targets based on product performance in microelectronic fabrication.
Campbell William Jarrett ; Mullins James Anthony ; Toprac Anthony John, System and method for controlling the manufacture of discrete parts in semiconductor fabrication using model predictive control.
Wang Qingsu ; Barnett Gerald ; Greig R. Michael ; Cheng Yi, System and method for performing real time data acquisition, process modeling and fault detection of wafer fabrication p.
Fuduka Etsuo (Tokyo JPX) Tazawa Masayoshi (Tokyo JPX) Miura Kazuyki (Tokyo JPX) Takano Tomiko (Tokyo JPX) Satoguchi Yuichi (Tokyo JPX) Ozaki Yuichiro (Tokyo JPX), System for automatically producing different semiconductor products in different quantities through a plurality of proce.
Shiba Masataka,JPX ; Watanabe Kenji,JPX ; Hamada Toshimitsu,JPX ; Ishikawa Seiji,JPX ; Go Naoki,JPX ; Yachi Toshiaki,JPX ; Watanabe Tetsuya,JPX ; Jingu Takahiro,JPX, System for quality control where inspection frequency of inspection apparatus is reset to minimize expected total loss based on derived frequency function and loss value.
Schwenke Marvin J. ; Staron Raymond J. ; Sinclair James A. ; Franklin Paul F. ; Hoskins Josiah C., System, method and article of manufacture for displaying an animated, realtime updated control sequence chart.
Dubin Valery M. (Cupertino CA) Schacham-Diamand Yosi (Ithaca NY) Zhao Bin (Irvine CA) Vasudev Prahalad K. (Austin TX) Ting Chiu H. (Saratoga CA), Use of cobalt tungsten phosphide as a barrier material for copper metallization.
Goodwin, Thomas J.; Emami, Iraj; May, Charles E., Use of contamination-free manufacturing data in fault detection and classification as well as in run-to-run control.
Abbe Robert C. (Newton MA) Poduje Noel S. (Needham Heights MA) Goodall Randal K. (North Chelmsford MA) Domenicali Peter (Montpelier VT), Wafer handling and processing system.
Herner, Scott Brad; Hernandez, Manuel Anselmo, Wafer pretreatment to decrease rate of silicon dioxide deposition on silicon nitride compared to silicon substrate.
Shanmugasundram, Arulkumar P.; Schwarm, Alexander T., Dynamic metrology schemes and sampling schemes for advanced process control in semiconductor processing.
Shanmugasundram, Arulkumar P.; Schwarm, Alexander T., Dynamic metrology schemes and sampling schemes for advanced process control in semiconductor processing.
Shanmugasundram, Arulkumar P.; Schwarm, Alexander T., Dynamic metrology schemes and sampling schemes for advanced process control in semiconductor processing.
Shanmugasundram, Arulkumar P.; Schwarm, Alexander T.; Prabhu, Gopalakrishna B., Feedback control of a chemical mechanical polishing device providing manipulation of removal rate profiles.
Burda, Richard Gerard; Degbotse, Alfred; Denton, Brian Trevor; Fordyce, Kenneth Jeffrey; Milne, Robert John, Method of release and product flow management for a manufacturing facility.
Quarantello, Justin; Laursen, Thomas; Kasprzyk, Karl; Stoya, Rob, Methods for chemical mechanical planarization and for detecting endpoint of a CMP operation.
Pilch, Karl; Muringer, Sonja, Methods for etching a workpiece, an apparatus configured to etch a workpiece, and a non-transitory computer readable medium.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.