$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

[미국특허] Back-face and edge interconnects for lidded package 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-023/12
출원번호 US-0949844 (2004-09-24)
발명자 / 주소
  • Burtzlaff,Robert
  • Haba,Belgacem
  • Humpston,Giles
  • Tuckerman,David B.
  • Warner,Michael
  • Mitchell,Craig S.
출원인 / 주소
  • Tessera, Inc.
대리인 / 주소
    Lerner, David, Littenberg, Krumholz & Mentlik, LLP
인용정보 피인용 횟수 : 28  인용 특허 : 229

초록

초록이 없습니다.

대표청구항

대표청구항이 없습니다.

이 특허에 인용된 특허 (229) 인용/피인용 타임라인 분석

  1. Zavrel ; Jr. Robert J. ; Baumann Dan C., Apparatus and method for an integrated circuit having high Q reactive components.
  2. Reisman Arnold (Raleigh NC) Osburn Carlton M. (Cary NC) Hwang Lih-Tyng (Raleigh NC) Narayan Jagdish (Raleigh NC), Apparatus for mounting a semiconductor chip and making electrical connections thereto.
  3. Laureanti Steven J. ; Michaud Russ ; Neitiniemi Jukka-Pekka ; Saukko Kari, Apparatus, and associated method, for shielding emi-generative components of an electrical device.
  4. Haba, Belgacem; Beroz, Masud, Assemblies having stacked semiconductor chips and methods of making same.
  5. Pedder David John,GBX, Ball grid array arrangement.
  6. Bond Robert H. (Plano TX) Hundt Michael J. (Double Oak TX), Ball-grid-array integrated circuit package with solder-connected thermal conductor.
  7. Peterson, Kenneth A.; Watson, Robert D., Bi-level microelectronic device package with an integral window.
  8. Merrill Richard Billings ; Singh Inderjit, Bonding wire inductor for use in an integrated circuit package and method.
  9. Askinazi Joel ; Narayanan Authi A. ; Bui Hoa T. ; Vigil Joseph A. ; Vajo John J., Broadband protective optical window coating.
  10. Freyman Bruce J. ; Darveaux Robert F., Carrier strip and molded flex circuit ball grid array.
  11. Freyman Bruce J. ; Darveaux Robert F., Carrier strip and molded flex circuit ball grid array and method of making.
  12. Foster Ronald R., Chip scale packaging technique for optical image sensing integrated circuits.
  13. Eide Floyd K. (Huntington Beach CA) Forthun John A. (Glendora CA) Isaak Harlan (Costa Mesa CA), Chip stack and method of making same.
  14. Irfan M. Rahim, Circuit structure including a passive element formed within a grid array substrate and method for making the same.
  15. Park Chul Ho (Chungcheongbuk-do KRX) Shim Jin Seop (Chungcheongbuk-do KRX) Song Kwang Bok (Seoul KRX), Color charge-coupled device and method of manufacturing the same.
  16. Tonegawa Ken,JPX ; Mandai Harufumi,JPX ; Bando Tomoya,JPX, Complex electronic component.
  17. Distefano Thomas H. ; Karavakis Konstantine ; Mitchell Craig ; Smith John W., Compliant integrated circuit package and method of fabricating the same.
  18. Distefano Thomas H. ; Smith John W. ; Kovac Zlata ; Karavakis Konstantine, Compliant microelectrionic mounting device.
  19. DiStefano Thomas H. (Monte Sereno CA) Smith John W. (Palo Alto CA), Compliant thermal connectors and assemblies incorporating the same.
  20. Jiang, Tongbi; Schrock, Edward, Composite interposer for BGA packages.
  21. Weixel Mark, Composite thermal interface pad.
  22. Pedersen David V. (Scotts Valley CA) Finley Michael G. (Cambria CA) Sautter Kenneth M. (Sunnyvale CA), Conductive epoxy flip-chip package and method.
  23. Pedersen David V. ; Finley Michael G. ; Sautter Kenneth M., Conductive epoxy flip-chip package and method.
  24. Faraci Tony ; DiStefano Thomas H. ; Smith John W., Connecting multiple microelectronic elements with lead deformation.
  25. DiStefano Thomas H. ; Grube Gary W. ; Khandros Igor Y. ; Mathieu Gaetan ; Sweis Jason ; Union Laurie ; Gibson David, Connection components with frangible leads and bus.
  26. Kurtz Anthony D. ; Ned Alexander A., Covered sealed pressure transducers and method for making same.
  27. Martin Jacob H. (Wellesley MA), Covers for micromechanical sensors and other semiconductor devices.
  28. Nye ; III Henry A. ; McGahay Vincent J. ; Tallman Kurt A., Crackstop and oxygen barrier for low-K dielectric integrated circuits.
  29. Gorowitz Bernard ; Wojnarowski Robert John ; Kolc Ronald Frank, Demountable and repairable low pitch interconnect for stacked multichip modules.
  30. Carson, John C.; Clark, Stewart A., Detector array module-structure and fabrication.
  31. Siniaguine, Oleg, Devices having substrates with opening passing through the substrates and conductors in the openings, and methods of manufacture.
  32. Knibb Terence F. (Northampton GB2) O\Rourke Richard G. (Northampton GB2), Display devices.
  33. Kierse Oliver J. (County Clare IEX), EMF shielding of an integrated circuit package.
  34. Andre Salaville FR, Electrical or electronic component encapsulated in a sealed manner.
  35. Funaya, Takuo; Shimoto, Tadanori; Senba, Naoji; Matsui, Koji, Electronic device assembly and a method of connecting electronic devices constituting the same.
  36. Weekamp, Johannus Wilhelmus; Jorritsma, Jorrit; Tijssen, Edwin Petrus Alois Maria; De Samber, Marc Andre, Electronic device having an electronic component with a multi-layer cover, and method.
  37. Wojnarowski Robert John, Electronic device pad relocation, precision placement, and packaging in arrays.
  38. Wojnarowski Robert John, Electronic device pad relocation, precision placement, and packaging in arrays.
  39. Horton Raymond Robert ; Lanzetta Alphonso Philip ; Milewski Joseph Maryan ; Mok Lawrence S. ; Montoye Robert Kevin ; Shaukatulla Hussain, Electronic package with interconnected chips.
  40. Onishi Keiji,JPX ; Iwaki Hideki,JPX ; Seki Shun-ichi,JPX ; Taguchi Yutaka,JPX ; Shiraishi Tsukasa,JPX ; Bessho Yoshihiro,JPX ; Kawasaki Osamu,JPX ; Eda Kazuo,JPX, Electronic part and a method of production thereof.
  41. Wojnarowski Robert J. (Ballston Lake NY) Gorczyca Thomas B. (Schenectady NY), Fabrication and structures of two-sided molded circuit modules with flexible interconnect layers.
  42. Wojnarowski Robert John (Ballston Lake NY) Gorczyca Thomas Bert (Schenectady NY), Fabrication and structures of two-sided molded circuit modules with flexible interconnect layers.
  43. Watson George P. (Plainfield NJ) Meehan Kathleen (Somerville NJ), Fabrication of integral lenses on LED devices.
  44. Gotoh Masashi,JPX ; Kanazawa Jitsuo,JPX ; Kuwajima Hajime,JPX, Face-down mounted surface acoustic wave device.
  45. DiStefano Thomas H. (Monte Sereno CA) Smith John W. (Palo Alto CA) Faraci Tony (Georgetown TX), Fan-out semiconductor chip assembly.
  46. Distefano Thomas ; Smith John W. ; Faraci Anthony B., Fixtures and methods for lead bonding and deformation.
  47. Wojnarowski Robert John, Flexible interface structures for electronic devices.
  48. Wojnarowski Robert John, Flexible interface structures for electronic devices.
  49. Peugh Darrel Eugene ; Berndt Joanna Christine ; Myers Bruce Alan, Flip chip on circuit board with enhanced heat dissipation and method therefor.
  50. Thomas P. Glenn ; Steven Webster ; Roy Dale Hollaway, Flip chip on glass image sensor package fabrication method.
  51. Glenn, Thomas P.; Webster, Steven; Hollaway, Roy Dale, Flip chip on glass sensor package.
  52. Glenn Thomas P., Flip-chip micromachine package fabrication method.
  53. Belgacem Haba, Forming microelectronic connection components by electrophoretic deposition.
  54. Kwon Oh-Kyong (Plano TX) Hashimoto Masashi (Garland TX) Malhi Satwinder (Garland TX) Born Eng C. (Richardson TX), Full wafer integrated circuit testing device.
  55. Barton, Eric J.; Pitou, David S.; Johnson, Patricia E.; Safai, Mohammad A.; Roland, James P., Glass attachment over micro-lens arrays.
  56. Voss Scott V. (Portola Valley CA), Heat dissipating interconnect tape for use in tape automated bonding.
  57. Farnworth Warren M., Hermetically sealed chip scale packages formed by wafer level fabrication and assembly.
  58. Kurogi Garrett I. (Lakewood CA) Swass Matthew J. (El Segundo CA), Hermetically self-sealing flip chip.
  59. Go Tiong C. (El Toro CA), High density electronic package comprising stacked sub-modules.
  60. Hikita Mitsutaka (Hachioji JPX) Sumioka Atsushi (Kokubunji JPX) Akagi Takatoshi (Kokubunji JPX) Tabuchi Toyoji (Kanagawa JPX) Shibagaki Nobuhiko (Hachioji JPX), High frequency module including a flexible substrate.
  61. Shenoy Jayarama N., High performance chip/package inductor integration.
  62. Degani, Yinon; Dudderar, Thomas Dixon; Tai, King Lien, High performance multi-chip IC package.
  63. Dierschke Eugene G. (Dallas TX), High-radiance emitters with integral microlens.
  64. Ueda Kazuhiko,JPX, Image pickup apparatus fabrication method thereof image pickup adaptor apparatus signal processing apparatus signal processing method thereof information processing apparatus and information processi.
  65. Bolken,Todd O.; Cobbley,Chad A., Image sensor packages.
  66. Yamamoto Takahiro,JPX ; Morimoto Tadashi,JPX, Inductor and production method thereof.
  67. Cheon Dang-Bin,KRX, Inductor including bonding wires.
  68. King Frederick David (Smith Falls CA) Springthorpe Anthony John (Richmond CA), Integral lens light emitting diode.
  69. Eberhardt Noel H. ; Vega Victor Allen, Integrated circuit assembly and method of assembly.
  70. Capps David F. (134 Moross Mt. Clemens MI 48043), Integrated circuit bus structure.
  71. Hayward James ; Nguyen Quang, Integrated circuit chip package and method of making the same.
  72. Parker Robert H. (Oakton VA) Pommer Richard J. (Canyon CA), Integrated circuit component package with integral passive component.
  73. Badehi, Avner, Integrated circuit device.
  74. Kossives Dean P. ; Lotfi Ashraf W. ; Schneemeyer Lynn F. ; Steigerwald Michael L. ; Van Dover R. Bruce, Integrated circuit having a micromagnetic device including a ferromagnetic core and method of manufacture therefor.
  75. Christensen Todd Alan ; Sheets ; II John Edward, Integrated circuit having integral decoupling capacitor.
  76. Utagikar, Ajit; Chong, Num-Kwee, Integrated circuit package with an IC chip and pads that dissipate heat away from the chip.
  77. Michael G. Kelly ; James-Yu Chang ; Gary Dean Sasser ; Andrew Arthur Hunter GB; Cheng-Cheng Chang, Integrated circuit packaging for optical sensor devices.
  78. Howser James H. ; Fowler Tom L., Integrated circuit with tightly coupled passive components.
  79. Harvey Ian Robert ; Ehman Michael Frederick ; Harvey Malcolm Randall ; Stephenson James Craig, Integrated inductive components and method of fabricating such components.
  80. Bernstein Jonathan (Medfield MA), Integrated liquid crystal acoustic transducer.
  81. Higashi Robert E. ; Ridley Jeffrey A. ; Stratton Thomas G. ; Wood R. Andrew, Integrated silicon vacuum micropackage for infrared devices.
  82. Mebane Janet E. (San Diego CA) Chan Lawrence W. (San Diego CA) La Duong T. (San Diego CA) Nevarez Ruben (San Diego CA), Interconnect lead frame for thermal ink jet printhead and methods of manufacture.
  83. Wojnarowski Robert John ; Whitmore Barry Scott, Interface structures for electronic devices.
  84. Wojnarowski Robert John ; Whitmore Barry Scott ; Gorowitz Bernard, Interface structures for electronic devices.
  85. Patrizio Broglia IT; Francesco Garbelli IT; Alberto Monti IT, Interposer for connecting two substrates and resulting assembly.
  86. Bischoff Peter G. ; Stovall Ross W, Interposer with embedded circuitry and method for using the same to package microelectronic units.
  87. Chu Jerome Tsu-Rong, Lateral high-Q inductor for semiconductor devices.
  88. Neil McLellan HK; Nelson Fan HK, Leadless plastic chip carrier with etch back pad singulation.
  89. Salatino Matthew M. ; Young William R. ; Begley Patrick A., Lid wafer bond packaging and micromachining.
  90. Yamanaka Haruyoshi (Takarazuka JPX) Kazumura Masaru (Takatsuki JPX), Light emitting diode and method of making the same.
  91. Sagawa Toshio (Hitachi JPX) Kurata Kazuhiro (Hachiouji JPX), Light emitting diode array chip and method of fabricating same.
  92. Tai Kawano JP; Hidetoshi Yarita JP; Kazuo Kobayashi JP, Light emitting display.
  93. Kawashima Ikue (Sendai JPX), Light emitting element, image sensor and light receiving element with linearly varying waveguide index.
  94. Hongyong Zhang JP; Noriko Uchida JP; Takatoshi Mayama JP; Tetsuya Kobayashi JP; Kazutaka Hanaoka JP; Seiji Tanuma JP; Yuichi Inoue JP, Liquid crystal display apparatus.
  95. Hem Takiar ; Ashok Prabhu ; Luu Nguyen, Low cost die sized module for imaging application having a lens housing assembly.
  96. Lee, Jin-Yuan; Lin, Mou-Shiung; Huang, Ching-Cheng, Low fabrication cost, fine pitch and high reliability solder bump.
  97. DiStefano Thomas H. (Monte Sereno CA) Smith John W. (Palo Alto CA) Karavakis Konstantine (Cupertino CA) Fjelstad Joseph (Sunnyvale CA), Manufacture of semiconductor connection components with frangible lead sections.
  98. Kong Alvin M. (Los Angeles CA) Lau James C. (Torrance CA) Chan Steven S. (Alhambra CA), Mass simultaneous sealing and electrical connection of electronic devices.
  99. Paniccia Mario J., Method and apparatus for cooling the backside of a semiconductor device using an infrared transparent heat slug.
  100. Nguyen Luu ; Prabhu Ashok ; Kelkar Nikhil ; Takiar Hem P., Method and apparatus for forming a plastic chip on chip package module.
  101. Welland David R. ; Pavelka John B. ; Healy Edmund G., Method and apparatus for synthesizing high-frequency signals utilizing on-package oscillator circuit inductors.
  102. Sasaki Tatsuya (Tokyo JPX) Mito Ikuo (Tokyo JPX) Katoh Tomoaki (Tokyo JPX), Method for fabricating an optical semiconductor device.
  103. Kim, Tae Hoon; Park, Chan Wang; Park, Joo Hun; Kim, Jae Myung, Method for fabricating surface acoustic wave filter packages.
  104. Vindasius Alfons ; Robinson Marc E. ; Scharrenberg William R., Method for forming conductive epoxy flip-chip on chip.
  105. Vindasius Alfons ; Sautter Kenneth M., Method for forming vertical interconnect process for silicon segments with dielectric isolation.
  106. Vindasius Alfons ; Sautter Kenneth M., Method for forming vertical interconnect process for silicon segments with thermally conductive epoxy preform.
  107. Ma, Ching-Tien; Chen, Tsung-Chuan; Hsu, Shew-Tsu, Method for forming via and contact holes with deep UV photoresist.
  108. Imai Takehiko (Yokohama JPX), Method for manufacturing a solid state image sensing device using transparent thermosetting resin layers.
  109. Halahan, Patrick B., Method for manufacturing a structure comprising a substrate with a cavity and a semiconductor integrated circuit bonded to a contact pad located in the cavity.
  110. Daniel Yap ; Phillip H. Lawyer, Method for manufacturing precision electroplated solder bumps.
  111. Najafi Nader ; Massoud-Ansari Sonbol, Method for packaging microsensors.
  112. Jean-Marc Bureau FR; Jacques Elziere FR; Daniel Le Bail FR; Christian Lelong FR; Ngoc-Tuan Nguyen FR, Method for the packaging of electronic components.
  113. Nelson Bradley H. (Austin TX), Method of assembling stacks of integrated circuit dies.
  114. Smith John W. ; Fjelstad Joseph, Method of fabricating a microelectronic assembly using sheets with gaps to define lead regions.
  115. Kovac Zlata (Los Gatos CA) Mitchell Craig (Santa Clara CA) Distefano Thomas H. (Monte Sereno CA) Smith John W. (Palo Alto CA), Method of fabricating compliant interface for semiconductor chip.
  116. Go ; deceased Tiong C. (late of El Toro CA by Jane C. Go ; executor) Minahan Joseph A. (Simi Valley CA) Shanken Stuart N. (Laguna Niguel CA), Method of fabricating electronic circuitry unit containing stacked IC layers having lead rerouting.
  117. Song Kwang Bok (Seoul KRX) Kim Sung Ki (Seoul KRX) Shim Jin Sub (Kyungki-do KRX), Method of fabricating solid state image sensing elements.
  118. Khandros Igor Y. ; Mathieu Gaetan L., Method of forming a resilient contact structure.
  119. Scott K. Pozder ; Harold A. Downey ; Thomas S. Kobayashi, Method of forming an alternative ground contact for a semiconductor die.
  120. Wojnarowski Robert John ; Rose James Wilson ; Paik Kyung Wook ; Gdula Michael, Method of forming thin film resistors on organic surfaces.
  121. Freyman Bruce J. ; Darveaux Robert F., Method of making a molded flex circuit ball grid array.
  122. DiStefano Thomas H. ; Grube Gary W. ; Khandros Igor Y. ; Mathieu Gaetan ; Sweis Jason ; Union Laurie ; Gibson David, Method of making connections to a semiconductor chip assembly.
  123. Yatsuda Hiromi,JPX ; Iijima Hiroaki,JPX ; Mineshima Nobuhiro,JPX, Method of making surface acoustic wave device.
  124. Baek Euy H. (Chungcheongbuk-do KRX), Method of manufacturing CCD image sensor by use of recesses.
  125. Nelson Gregory H. (Gilbert AZ), Method of manufacturing an interconnect device having coplanar contact bumps.
  126. Chance Randal W. (Boise ID), Method of manufacturing edge connected semiconductor die.
  127. Feldman Michael R. ; Kathman Alan D., Method of mass producing and packaging integrated optical subsystems.
  128. Wolfgang Pahl DE; Alois Stelzl DE; Hans Kruger DE, Method of producing a surface acoustic wave component.
  129. Randall Cha SG; Tae Jong Lee ; Alex See SG; Lap Chan ; Chua Chee Tee SG, Method to fabricate RF inductors with minimum area.
  130. Zilber, Gil; Katraro, Reuven; Aksenton, Julia; Oganesian, Vage, Methods and apparatus for packaging integrated circuit devices.
  131. Averkiou George ; Trask Philip A., Methods of fabricating an HDMI decal chip scale package.
  132. DiStefano Thomas H. ; Grube Gary W. ; Khandros Igor Y. ; Mathiew Gaetan, Methods of making semiconductor connection components with releasable load support.
  133. Richard C. Ruby ; Tracy E. Bell ; Frank S. Geefay ; Yogesh M. Desai, Microcap wafer-level package.
  134. Warner Michael ; Distefano Thomas H. ; Gibson David, Microelectronic bond ribbon design.
  135. Distefano Thomas H. (Monte Sereno CA) Kovac Zlata (Los Gatos CA) Grange John (Cupertino CA), Microelectronic bonding with lead motion.
  136. Haba Belgacem ; Raab Kurt, Microelectronic components with frangible lead sections.
  137. Smith John W. ; Distefano Thomas H., Microelectronic element bonding with deformation of leads in rows.
  138. Mitchell Craig ; Distefano Thomas H., Microelectronic encapsulation methods and equipment.
  139. DiStefano Thomas H. (Monte Sereno CA) Smith John W. (Palo Alto CA), Microelectronic mounting with multiple lead deformation and bonding.
  140. Distefano Thomas H., Microelectronic mounting with multiple lead deformation using restraining straps.
  141. Akram Salman ; Hembree David R. ; Farnworth Warren M., Micromachined chip scale package.
  142. Matloubian Mehran ; Macdonald Perry A. ; Rensch David B. ; Larson Lawrence E., Microwave/millimeter wave circuit structure with discrete flip-chip mounted elements.
  143. Matloubian Mehran (Encino CA) Macdonald Perry A. (Culver City CA) Rensch David B. (Thousand Oaks CA) Larson Lawrence E. (Bethesda MD), Microwave/millimeter wave circuit structure with discrete flip-chip mounted elements, and method of fabricating the same.
  144. Levy Aaron Uri ; Sprint John Patrick ; Forthun John Arthur ; Isaak Harlan Ruben ; Mearig Joel Andrew ; Calkins Mark Chandler, Modular panel stacking process.
  145. Bradley, Paul; Larson, III, John D.; Ruby, Richard C., Mounting film bulk acoustic resonators in microwave packages using flip chip bonding technology.
  146. Jao Jui-Meng,TWX ; Ko Eric,TWX ; Liu Vicky,TWX, Multi-chip integrated circuit package structure for central pad chip.
  147. Pedder David John,GB3, Multi-chip module inductor structure.
  148. Fang, Jen-Kuang, Multi-chip module packaging device using flip-chip bonding technology.
  149. Yu, Kevin; Huang, Chien-Ping; Chang, Che-Jung, Multimedia chip package.
  150. Hassan Hashemi ; Shiaw Chang ; Roger Forse ; Evan McCarthy ; Trang Trinh ; Thuy Tran, Multiple chip module with integrated RF capabilities.
  151. Gupta Debabrata (Scottsdale AZ) Drye James E. (Mesa AZ), Multiple integrated circuit module which simplifies handling and testing.
  152. Meade Robert (Somerville MA) Joannopoulos John (Belmont MA) Alerhand Oscar L. (Marlboro NJ), Optoelectronic integrated circuits and method of fabricating and reducing losses using same.
  153. Weale Gareth P.,CAX, Package with reticulated bond shelf.
  154. Badehi, Avner, Packaged integrated circuits and methods of producing thereof.
  155. Inoue Akira (Itami JPX), Packaged microwave semiconductor device.
  156. Ikuina Kazuhiro,JPX ; Shimada Yuzo,JPX ; Utsumi Kazuaki,JPX, Packaged semiconductor device and method of manufacturing the same.
  157. Degani Yinon (Highland Park NJ) Dudderar Thomas D. (Chatham NJ) Han Byung J. (Scotch Plains NJ) Lyons Alan M. (New Providence NJ) Tai King L. (Berkeley Heights NJ), Packaging multi-chip modules without wire-bond interconnection.
  158. Tourino, Cory G.; Rice, Janet L.; Flynn, Gregory, Packaging of MEMS devices using a thermoplastic.
  159. Siniaguine, Oleg; Savastiouk, Sergey, Packaging of integrated circuits and vertical integration.
  160. Tsukamoto Kenji,JPX, Packaging structure for a hermetically sealed flip chip semiconductor device.
  161. Carlson Randolph S. (Carson City NV), Packaging system for stacking integrated circuits.
  162. Pastore John R. (Leander TX) Nomi Victor K. (Round Rock TX) Wilson Howard P. (Austin TX), Pad array semiconductor device with thermal conductor and process for making the same.
  163. Hayashi Katsuhiko,JPX, Passive electronic parts, IC parts, and wafer.
  164. Stone David B. (Owego NY), Passive interposer including at least one passive electronic component.
  165. Glenn, Thomas P.; Jewler, Scott J.; Roman, David; Yee, Jae Hak; Moon, Doo Hwan, Plastic integrated circuit device package and method for making the package.
  166. Cho Steve T., Process for bonding a shell to a substrate for packaging a semiconductor.
  167. Bonis Maurice (Crolles FRX), Process for fabricating an integrated circuit using local silicide interconnection lines.
  168. Stoffel John L. (San Diego CA), Process for manufacturing thermal ink jet printhead and integrated circuit (IC) structures produced thereby.
  169. Rostoker Michael D. (San Jose CA) Pasch Nicholas F. (Pacifica CA), Process for solder ball interconnecting a semiconductor device to a substrate using a noble metal foil embedded interpos.
  170. Degani Yinon ; Smith Peter R. ; Tai King Lien, RF IC package.
  171. Huppenthal, Jon M.; Guzy, D. James, Reconfigurable processor module comprising hybrid stacked integrated circuit die elements.
  172. Johnson Gary Carl ; Anderson Michael J. ; Kennison Gregory Jon ; Christensen Jeffrey Eanes ; Popovich Mark Phillip, Saw device package and method.
  173. Mclellan Neil,HKX ; Fan Nelson,HKX, Saw-singulated leadless plastic chip carrier.
  174. Tanaka Haruo (Kyoto JPX), Semi-conductor laser unit.
  175. Ho, Tzong-Da; Huang, Chien-Ping, Semicondctor package.
  176. Khandros Igor Y. (Peekskill NY) DiStefano Thomas H. (Bronxville NY), Semiconductor chip assemblies having interposer and flexible lead.
  177. Khandros Igor Y. (Peekskill NY) DiStefano Thomas H. (Bronxville NY), Semiconductor chip assemblies with face-up mounting and rear-surface connection to substrate.
  178. Khandros Igor Y. (Peekskill NY) DiStefano Thomas H. (Bronxville NY), Semiconductor chip assemblies with fan-in leads.
  179. Khandros Igor Y. (Peekskill NY) Distefano Thomas H. (Bronxville NY), Semiconductor chip assemblies, methods of making same and components for same.
  180. Mitchell Craig ; Warner Mike ; Behlen Jim, Semiconductor chip assembly.
  181. Shah Mahesh K. ; Hart ; Jr. John W., Semiconductor component and method of fabrication.
  182. DiStefano Thomas H. ; Smith John W. ; Karavakis Konstantine ; Fjelstad Joseph, Semiconductor connection component with frangible lead sections.
  183. DiStefano Thomas H. (Bronxville NY) Grube Gary W. (Monroe NY) Khandros Igor Y. (Peekskill NY) Mathiew Gatan (Carmel NY), Semiconductor connection components and methods with releasable lead support.
  184. Haematsu, Hitoshi, Semiconductor device and manufacturing method thereof.
  185. Miyazaki, Chuichi; Akiyama, Yukiharu; Shibamoto, Masanori; Kudaishi, Tomoaki; Anjoh, Ichiro; Nishi, Kunihiko; Nishimura, Asao; Tanaka, Hideki; Kimoto, Ryosuke; Tsubosaki, Kunihiro; Hasebe, Akio, Semiconductor device and manufacturing method thereof.
  186. Yoshihisa Dotta JP; Yasuyuki Saza JP; Kazuo Tamaki JP, Semiconductor device and manufacturing method thereof.
  187. Kawahara, Yukito; Mukainakano, Hiroshi; Machida, Satoshi, Semiconductor device having linearly arranged semiconductor chips.
  188. Ohta Hiroyuki,JPX ; Miura Hideo,JPX ; Usami Mitsuo,JPX ; Kametani Masatsugu,JPX ; Zen Munetoshi,JPX ; Okamoto Noriaki,JPX, Semiconductor device having plural chips with the sides of the chips in face-to-face contact with each other in the same.
  189. Igarashi Kazumasa,JPX ; Nagasawa Megumu,JPX ; Tanigawa Satoshi,JPX ; Usui Hideyuki,JPX ; Yoshio Nobuhiko,JPX ; Ito Hisataka,JPX ; Okawa Tadao,JPX, Semiconductor device, production method thereof, and tape carrier for semiconductor device used for producing the semic.
  190. Kuisl Max,DEX ; Strohm Karl,DEX ; R.o slashed.sler Manfred,DEX, Semiconductor devices with CSP packages and method for making them.
  191. Distefano Thomas H. (Bronxville NY) Khandros Igor Y. (Peekskill NY) Mathiew Gaetan (Carmel NY) Sweis Jason (Ossining NY) Grange John (Red Hook NY) Grube Gary W. (Monroe NY), Semiconductor inner lead bonding tool.
  192. Choi Ki Won (Kyungki-do KRX) Mok Seung Kon (Seoul KRX) Ahn Seung Ho (Suwon-city KRX), Semiconductor multi-package stack.
  193. Urushima Michitaka,JPX, Semiconductor package fabricated by using automated bonding tape.
  194. Fjelstad, Joseph, Semiconductor packages having light-sensitive chips.
  195. Young William R. ; Ports Kenneth A., Semiconductor packaging apparatus.
  196. Soga Tasao (Hitachi JPX) Goda Marahiro (Hitachi JPX) Nakano Fumio (Hitachi JPX) Kushima Tadao (Ibaraki JPX) Ushifusa Nobuyuki (Hitachi JPX) Kobayashi Fumiyuki (Sagamihara JPX) Sawahata Mamoru (Hitach, Semiconductor resin package structure.
  197. Patrick B. Halahan ; Oleg Siniaguine, Semiconductor structures having multiple conductive layers in an opening, and methods for fabricating same.
  198. Grube Gary W. (Monroe NY) Mathieu Gaetan (Carmel NY) Sweis Jason (Ossining NY) Grange John A. (Cupertino CA), Shaped lead structure and method.
  199. Ahn Kie Y. ; Forbes Leonard, Silicon multi-chip module packaging with integrated passive components and method of making.
  200. Solomon Allen L. (Fullerton CA), Single wafer moated process.
  201. Yang, Chaur-Chin; Wang, Hsueh-Te, Stack type flip-chip package.
  202. Kim Young ; Haba Belgacem ; Solberg Vernon, Stacked microelectronic assembly and method therefor.
  203. Kim, Young; Haba, Belgacem; Solberg, Vernon, Stacked microelectronic assembly and method therefor.
  204. Solberg Vernon, Stacked microelectronic assembly and method therefor.
  205. Mehra Madhav (Rochester NY) Jackson Todd (Pittsford NY), Static control overlayers on opto-electronic devices.
  206. Ling Peiching (San Jose CA), Structure and fabrication process of inductors on semiconductor chip.
  207. Halahan, Patrick B., Structures having a substrate with a cavity and having an integrated circuit bonded to a contact pad located in the cavity.
  208. Hori, Yoshitsugu; Kimura, Yuji; Shimoe, Kazunobu; Taga, Shigeto; Fuyutsume, Toshiyuki, Surface acoustic wave device.
  209. Inoue Shuji (Ibaragi JPX) Hiraki Yasuhiko (Ibaragi JPX) Agawa Mutsumi (Ibaragi JPX), Tab tape.
  210. Kameyama Yasuharu,JPX ; Okabe Norio,JPX, Tape carrier for BGA and semiconductor device using the same.
  211. Distefano Thomas H., Thermally enhanced packaged semiconductor assemblies.
  212. Wark James M. ; Akram Salman, Thin film capacitor coupons for memory modules and multi-chip modules.
  213. Glenn, Thomas P.; Webster, Steven; Hollaway, Roy Dale, Thin image sensor package.
  214. Hawke Robert E.,CAX ; Patel Atin J.,CAX ; Binapal Sukhminder S.,CAX ; Divita Charles,CAX ; McNeil Lynn,CAX ; Fletcher Thomas G.,CAX, Three dimensional packaging configuration for multi-chip module assembly.
  215. Warren Robert W., Three-dimensional component stacking using high density multichip interconnect decals and three-bond daisy-chained wedg.
  216. Metz Michael ; Phillips Nicholas J.,GBX ; Coleman Zane ; Flatow Carl, Topographical object detection system.
  217. Pedder David John,GBX, Trimmable inductor structure.
  218. Link Joseph ; Raab Kurt, Universal unit strip/carrier frame assembly and methods.
  219. Mitchell Craig S. ; Distefano Thomas H., Vacuum dispense method for dispensing an encapsulant and machine therefor.
  220. Wojnarowski Robert J. (Ballston Lake NY) Gorczyca Thomas B. (Schnectady NY), Vacuum fixture and method for fabricating electronic assemblies.
  221. Pedersen David V. (Scotts Valley CA) Finley Michael G. (Cambria CA) Sautter Kenneth M. (Sunnyvale CA), Vertical interconnect process for silicon segments.
  222. Pedersen David V. (Scotts Valley CA) Finley Michael G. (Cambria CA) Sautter Kenneth M. (Sunnyvale CA), Vertical interconnect process for silicon segments.
  223. Pedersen David V. ; Finley Michael G. ; Sautter Kenneth M., Vertical interconnect process for silicon segments.
  224. Peter S. Wang, Very thin multi-chip package and method of mass producing the same.
  225. Jewell Jack L. (Boulder CO) Quinn William E. (Boulder CO) Swirhun Stan E. (Boulder CO) Bryan Robert P. (Boulder CO), Wafer scale optoelectronic package.
  226. Caletka, David Vincent; Park, Seungbae; Sathe, Sanjeev Balwant, Wafer scale thin film package.
  227. Tao, Su; Yee, Kuo-Chung; Kao, Jen-Chieh; Chen, Chih-Lung; Liau, Hsing-Jung, Wafer-level package with a cavity and fabricating method thereof.
  228. Umetsu, Kazushige; Kurashima, Yohei; Amako, Jun, Wiring board and fabricating method thereof, semiconductor device and fabricating method thereof, circuit board and electronic instrument.
  229. Yong Hwan Kwon KR; Sa Yoon Kang KR; Nam Seog Kim KR; Dong Hyeon Jang KR, method for manufacturing a semiconductor package.

이 특허를 인용한 특허 (28) 인용/피인용 타임라인 분석

  1. McKinley, David, Auto-focus camera module with MEMS capacitance estimator.
  2. Azuma, Eddie; Liu, Chih Yen; Yu, Emerson; Hsieh, David; Tsai, Josh; Pietrangelo, Peter, Auto-focus camera module with flexible printed circuit extension.
  3. Azuma, Eddie; Liu, Chih Yen; Tsai, Josh; Yu, Emerson; Hsieh, David, Camera module with EMI shield.
  4. Engle, Brian Allen; Kim, Woojin; Szabo, George, Device for measuring fluid properties in caustic environments.
  5. Lee, Jin-Yuan; Lei, Ming-Ta; Huang, Ching-Cheng; Lin, Chuen-Jye, Low fabrication cost, high performance, high reliability chip scale package.
  6. Lee, Jin-Yuan; Lei, Ming-Ta; Huang, Ching-Cheng; Lin, Chuen-Jye, Low fabrication cost, high performance, high reliability chip scale package.
  7. Lee, Jin-Yuan; Lei, Ming-Ta; Huang, Ching-Cheng; Lin, Chuen-Jye, Low fabrication cost, high performance, high reliability chip scale package.
  8. Eskridge, Mark; Magendanz, Galen, MEMS devices and methods of assembling micro electromechanical systems (MEMS).
  9. Hudyma, Russell; Thomas, Michael; Wallhead, Ian; Ghorbani, Arash, Optical assembly for a compact wide field of view digital camera with high MTF.
  10. Hudyma, Russell; Thomas, Michael; Wallhead, Ian; Ghorbani, Arash, Optical assembly for a compact wide field of view digital camera with low first lens diameter to image diagonal ratio.
  11. Hudyma, Russell; Thomas, Michael, Optical assembly for a wide field of view camera with low TV distortion.
  12. Hudyma, Russell; Thomas, Michael, Optical assembly for a wide field of view camera with low TV distortion.
  13. Hudyma, Russell; Thomas, Michael, Optical assembly for a wide field of view point action camera with a low sag aspheric lens element.
  14. Hudyma, Russell; Thomas, Michael, Optical assembly for a wide field of view point action camera with a low sag aspheric lens element.
  15. Hudyma, Russell; Thomas, Michael, Optical assembly for a wide field of view point action camera with low astigmatism.
  16. Hudyma, Russell; Thomas, Michael, Optical assembly for a wide field of view point action camera with low astigmatism.
  17. Hudyma, Russell; Thomas, Michael, Optical assembly for a wide field of view point action camera with low field curvature.
  18. Hudyma, Russell; Thomas, Michael, Optical assembly for a wide field of view point action camera with low field curvature.
  19. Hudyma, Russell; Thomas, Michael, Optical assembly for a wide field of view point action camera with low track length to focal length ratio.
  20. Goida, Thomas M.; Yang, Jicheng, Packaged integrated device die between an external and internal housing.
  21. Camacho, Zigmund Ramirez; Bathan, Henry Descalzo; Tay, Lionel Chien Hui; Punzalan, Jeffrey D., Packaging system with hollow package and method for the same.
  22. Tanaka, Masaya; Fujii, Tetsuo; Yokura, Hisanori, Semiconductor device.
  23. Uemura, Keisuke; Osanai, Jun, Semiconductor device.
  24. Soendker, Erich H.; Hertel, Thomas A.; Saldivar, Horacio, Semiconductor device having an inorganic coating layer applied over a junction termination extension.
  25. Takano, Takamasa, Sensor device and manufacturing method thereof.
  26. Takano, Takamasa, Sensor device and manufacturing method thereof.
  27. Imafuji, Kei; Nakazawa, Masao; Sanada, Masaki; Oda, Sachiko; Kodaira, Tadashi; Nagata, Kinji; Yamazaki, Masaru; Enoki, Kenjiro, Solder bump forming method.
  28. Gooi, Kwang Jin; Tan, Tzer Nan; Tai, Kean Leong, Three-pole tilt control system for camera module.

활용도 분석정보

상세보기
다운로드
내보내기

활용도 Top5 특허

해당 특허가 속한 카테고리에서 활용도가 높은 상위 5개 콘텐츠를 보여줍니다.
더보기 버튼을 클릭하시면 더 많은 관련자료를 살펴볼 수 있습니다.

섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로