$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Integrated circuit device packages and substrates for making the packages 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-023/495
  • H01L-023/48
출원번호 US-0986634 (2004-11-12)
등록번호 US-7253503 (2007-08-07)
발명자 / 주소
  • Fusaro,James M.
  • Darveaux,Robert F.
  • Rodriguez,Pablo
출원인 / 주소
  • Amkor Technology, Inc.
대리인 / 주소
    Stetina Brunda Garred & Brucker
인용정보 피인용 횟수 : 83  인용 특허 : 288

초록

Integrated circuit device packages and substrates for making the packages are disclosed. One embodiment of a substrate includes a planar sheet of polyimide having a first surface, an opposite second surface, and apertures between the first and second surfaces. A planar metal die pad and planar metal

대표청구항

The invention claimed is: 1. A substrate for making a flip chip integrated circuit package, the substrate comprising: a nonconductive sheet defining opposed first and second sheet surfaces, an exposed peripheral side, and a plurality of conductive vias extending between the first and second sheet s

이 특허에 인용된 특허 (288)

  1. Sakumoto Yukinori (Shizuoka JPX) Yokoyama Shigeyuki (Shizuoka JPX) Shibuya Akihiro (Shizuoka JPX) Koshimura Atsushi (Shizuoka JPX), Adhesive tapes.
  2. Sakumoto Yukinori (Shizuoka JPX) Yokoyama Shigeyuki (Shizuoka JPX) Shibuya Akihiro (Shizuoka JPX) Koshimura Atsushi (Shizuoka JPX), Adhesive tapes.
  3. Schlesinger Randall L. (Oakham MA) Eastman Kevin M. (Lincoln MA) Palino Douglas F. (Marlboro MA), Alignment of leads for ceramic integrated circuit packages.
  4. Juskey Frank J. (Coral Springs FL) Hendricks Douglas W. (Boca Raton FL), Anchoring method for flow formed integrated circuit covers.
  5. Riley John B., Attachment assembly for integrated circuits.
  6. Baxter George Addis ; Cohn Charles ; Sattler Theodore Joseph ; Saxena Lakshmendra S., Ball grid array plastic package.
  7. Huang, Chien-Ping; Ko, Eric; Huang, Chih-Ming, Ball grid array semiconductor package and substrate without power ring or ground ring.
  8. Nakashima Takashi (Kitakyushu JPX), Ball grid assembly type semiconductor device having a heat diffusion function and an electric and magnetic shielding fun.
  9. Masaaki Abe JP, Ball-grid-array semiconductor device with protruding terminals.
  10. Kim Dong-You,KRX, Bottom lead frame and bottom lead semiconductor package using the same.
  11. Chun Heung-Sup,KRX, Bottom lead semiconductor chip package.
  12. Kim Yong Chan,KRX, Bottom lead semiconductor chip stack package.
  13. Lars-Anders Olofsson SE, Capsule for at least one high power transistor chip for high frequencies.
  14. Chu Edwin ; Lai Hu-Kong, Chip package board having utility rings.
  15. Pu Han-Ping,TWX, Chip packaging.
  16. Ball Michael B., Combination of semiconductor interconnect.
  17. Davis Christopher ; Cheah Chuan ; Kinzer Daniel M., Commonly housed diverse semiconductor die.
  18. Chang Alexander H. C. (6048 Crossview Cir. San Jose CA 95120), Composite lead frame manufacturing method.
  19. Shih Albert J. ; Yonoshonis Tom M. ; Grant M. B., Constant force truing and dressing apparatus and method.
  20. Ewer Peter R.,GB2, Crushable bead on lead finger side surface to improve moldability.
  21. Fujita Kazumoto,JPX ; Iwata Takashi,JPX ; Kurokawa Tetsuya,JPX, Die pad structure for solder bonding.
  22. Tan Hien Boon SG; Zheng Zheng SG; Arnel Trasporto SG, Die paddle enhancement for exposed pad in semiconductor packaging.
  23. Chin Yuan Hung TW, Dual-die package structure and method for fabricating the same.
  24. Stidham Curtis R. ; Flaherty David S. ; McPherson Robert G., Electrical connector and method of making.
  25. Manteghi Kamran (Manteca CA), Electrically enhanced power quad flat pack arrangement.
  26. Tessier Theodore G. (Chandler AZ) Kaskoun Kenneth (Chandler AZ) Jandzinski David A. (Phoenix AZ), Electronic component and method of packaging.
  27. Daniels Dwight L. ; Miks Jeffrey A. ; Patel Dilip, Electronic component assembly and method of making the same.
  28. Takata Hirofumi,JPX ; Tanida Tadashi,JPX, Electronic component, method for making the same, and lead frame and mold assembly for use therein.
  29. Yamazaki Shunpei (Tokyo JPX), Electronic device and a manufacturing method for the same.
  30. Niones Eulogia A. ; Kham Nhun Thun ; Bancod Ludovico ; Choi Yeon Ho,KRX ; Crowley Sean T., Electronic device package and leadframe and method for making the package.
  31. Parthasarathi Arvind (North Branford CT), Electronic package with improved thermal properties.
  32. Alcoe David James ; Anderson Steven Wayne ; Guo Yifan ; Johnson Eric Arthur, Electronic package with strain relief means and method of making.
  33. Kitano Makoto (Tsuchiura JPX) Nishimura Asao (Ushiku JPX) Yaguchi Akihiro (Ibaraki-ken JPX) Yoneda Nae (Ibaraki-ken JPX) Kohno Ryuji (Ibaraki-ken JPX) Tanaka Naotaka (Ibaraki-ken JPX) Kumazawa Tetsuo, Encapsulated semiconductor device package having holes for electrically conductive material.
  34. Slepcevic Dusan (1240A Mountain View-Alviso Rd. Sunnyvale CA 94086), Encapsulation mold with removable cavity plates.
  35. Neu H. Karl (Furlong PA), Encapsulation molding equipment.
  36. Fan Nelson,HKX ; McLellan Neil,HKX, Exposed die leadless plastic chip carrier.
  37. Kwon Young I. (San Jose CA), Exposed die-attach heatsink package.
  38. Fukutomi Naoki,JPX ; Tsubomatsu Yoshiaki,JPX ; Inoue Fumio,JPX ; Yamazaki Toshio,JPX ; Ohhata Hirohito,JPX ; Hagiwara Shinsuke,JPX ; Taguchi Noriyuki,JPX ; Nomura Hiroshi,JPX, Fabrication process of semiconductor package and semiconductor package.
  39. Lo, Randy H. Y.; Wu, Chi-Chuan, Flip chip type quad flat non-leaded package.
  40. Lily Khor MY; Ong King Hoo MY, Flip-chip on lead frame.
  41. Wark James M., Flip-chip on leads devices.
  42. Chao Clinton C. (Redwood City CA) Chen Kim K. H. (Fremont CA) Leibovitz Jacques (San Jose CA) Prather Edith P. (Redwood City CA), Hierarchical tape automated bonding method.
  43. Manteghi Kamran, High density leaded ball-grid array package.
  44. Huang, Chien-Ping, Image sensor of a quad flat package.
  45. Morita Moritsugu (Kanagawa JPX) Tagawa Kimiteru (Tokyo JPX) Abe Kenji (Kanagawa JPX) Mineta Naoshi (Kanagawa JPX) Kubo Takayuki (Kanagawa JPX) Kiba Shigeo (Kanagawa JPX) Ohkawado Etsuo (Kanagawa JPX), Insulating adhesive tape, and lead frame and semiconductor device employing the tape.
  46. Daniel Baudouin ; Adin Hyslop ; Akitoshi Nishimura JP; Jeffrey Janzen ; Mark Kressley, Integrated capacitor on the back of a chip.
  47. Song Chi Jung,KRX ; Lee Ju-Hwa,KRX, Integrated chip package with reduced dimensions and leads exposed from the top and bottom of the package.
  48. Murphy James V. (Warwick RI), Integrated circuit adapter having gullwing-shaped leads.
  49. Kikuchi Tatsuro (booth of Hirakata JPX) Uenishi Yoshitsugu (booth of Hirakata JPX), Integrated circuit device and manufacturing method thereof.
  50. Devlin Daniel J. (Torrance CA), Integrated circuit package and lead frame.
  51. Liang Louis (Los Altos CA) Lee Sang S. (Sunnyvale CA) Kwon Young I. (San Jose CA), Integrated circuit package having an interposer.
  52. Combs Edward G. ; Sheppard Robert, Integrated circuit package with bonding planes on a ceramic ring using an adhesive assembly.
  53. Bindra Perminder S. (South Salem NY) Havens Ross D. (Endicott NY) Markovich Voya R. (Endwell NY) Molla Jaynal A. (Endicott NY), Interconnection method and structure for organic circuit boards.
  54. Cho Jae Weon,KRX, LOC (lead on chip) package and fabricating method thereof.
  55. Shin Won Sun,KRX ; Han Byung Joon,KRX ; Yoon Ju Hoon,KRX ; Kwak Sung Bum,KRX ; Han In Gyu,KRX, Lead end grid array semiconductor package.
  56. Fukase Katsuya (Nagano JPX) Iijima Takahiro (Nagano JPX) Nakazawa Masao (Nagano JPX) Wakabayashi Shinichi (Nagano JPX), Lead frame and method for manufacturing same.
  57. Fukase Katsuya,JPX ; Iijima Takahiro,JPX ; Nakazawa Masao,JPX ; Wakabayashi Shinichi,JPX, Lead frame and method for manufacturing same.
  58. Yasunaga Masatoshi (Itami JPX) Kohara Masanobu (Itami JPX), Lead frame and semiconductor device.
  59. Otsuki Keizo (Higashiyamato JPX) Mochizuki Hidetoshi (Fuchu JPX) Suzuki Akira (Ohme JPX) Adachi Yoshio (Kodaira JPX) Kosaka Hideki (Kodaira JPX) Murakami Gen (Machida JPX), Lead frame and semiconductor device employing the same with improved arrangement of supporting leads for securing the se.
  60. Mostafazadeh Shahram ; Smith Joseph O., Lead frame chip scale package.
  61. Mostafazadeh Shahram ; Smith Joseph O., Lead frame design for increased chip pinout.
  62. Inaba Kiyoharu (Kumamoto JPX), Lead frame for a semiconductor device suitable for mass production.
  63. Mizuno Hideki,JPX, Lead frame for face-down bonding.
  64. Suetaki Kenji (Tokyo JPX), Lead frame for use in a semiconductor device and method of manufacturing the semiconductor device using the same.
  65. Nakayama Masao,JPX ; Tara Katsushi,JPX ; Yuasa Isamu,JPX ; Fujiwara Toshio,JPX ; Muramatsu Kaoru,JPX ; Yoshida Noboru,JPX, Lead frame for use with an RF powered semiconductor.
  66. Corisis David J., Lead frame including angle iron tie bar.
  67. Qin Zhi-Kang,JPX ; Kawashimo Hiroshi,JPX ; Takahashi Yoshiharu,JPX, Lead frame including hanging leads and hanging lead reinforcement in a semiconductor device including the lead frame.
  68. Abbott Donald C. (Norton MA) Frechette Raymond A. (North Providence RI), Lead frame structure for IC devices with strengthened encapsulation adhesion.
  69. Mackessy Owen Michael, Lead frame with lead finger locking feature and method for making same.
  70. Yamaguchi Yukio,JPX ; Oga Akira,JPX ; Nomura Toru,JPX ; Minamio Masanori,JPX, Lead frame, method of manufacturing lead frame, semiconductor device and method of manufacturing semiconductor device.
  71. Yamaguchi Yukio,JPX ; Oga Akira,JPX ; Nomura Toru,JPX ; Minamio Masanori,JPX, Lead frame, method of manufacturing lead frame, semiconductor device and method of manufacturing semiconductor device.
  72. Gow ; 3rd John (Milton VT) Noth Richard W. (Fairfax VT), Lead frame-chip package with improved configuration.
  73. Burns Carmen D. (Austin TX), Lead-on-chip integrated circuit fabrication method.
  74. Song Young Jae,KRX ; Oh Se Yong,KRX ; Cho Tae Je,KRX ; Ahn Seung Ho,KRX ; Lee Min Ho,KRX, Lead-on-chip semiconductor device package having an adhesive layer formed from liquid adhesive and method for manufactu.
  75. Lin Paul T. (Austin TX), Leaded semiconductor device having accessible power supply pad terminals.
  76. Tomita Koji (Tokyo JPX) Kato Kazunori (Tokyo JPX) Kato Jun (Shizuoka JPX), Leadframe adapted to support semiconductor elements.
  77. Nirmal K. Sharma ; Rahamat Bidin SG; Hien Boon Tan SG, Leadframe based chip scale package and method of producing the same.
  78. Minamio Masanori,JPX ; Takemura Kunikazu,JPX ; Yamada Yuichiro,JPX ; Ito Fumito,JPX ; Matsuo Takahiro,JPX, Leadframe for use in manufacturing a resin-molded semiconductor device.
  79. Pavio Jeanne S. (Phoenix AZ), Leadframe having metal impregnated silicon carbide mounting area.
  80. Enomoto Ryo (Gifu JPX) Asai Motoo (Gifu JPX) Sakaguchi Yoshikazu (Gifu JPX), Leadframe semiconductor-mounting substrate having a roughened adhesive conductor circuit substrate and method of produci.
  81. Templeton ; Jr. Thomas H. ; Wyland Christopher P. ; Campbell David L., Leadframe with power and ground planes.
  82. Chew Chee Hiong,MYX ; Chee Hin Kooi,MYX ; Embong Saat Shukri,MYX, Leadframe, method of manufacturing a leadframe, and method of packaging an electronic component utilizing the leadframe.
  83. Lee, Ming-Hsun; Tsai, Ho-Yi, Leadframe-based semiconductor package for multi-media card.
  84. Abbott Donald C. ; Moehle Paul R., Leadframes with selective palladium plating.
  85. Chien-Ping Huang TW, Leadless image sensor package structure and method for making the same.
  86. Neil McLellan HK; Nelson Fan HK, Leadless plastic chip carrier with etch back pad singulation.
  87. Casto James J. (Austin TX), Leadless semiconductor device and method for making the same.
  88. Alex Fan TW; Daniel Chen TW; Rick Chiu TW; Jack Kuo TW; Roger Chiu TW; Jim Li TW, Leadless semiconductor package.
  89. Haba Belgacem, Lidless socket and method of making same.
  90. Carter ; Jr. Buford H. ; Davis Dennis D., Low inductance power package for integrated circuits.
  91. Miles Barry M. (Plantation FL) Gold Glenn E. (Lauderhill FL), Low profile exposed die chip carrier package.
  92. Suzuki Katsunobu,JPX ; Suzuki Katsuhiko,JPX ; Haga Akira,JPX ; Sorimachi Isamu,JPX ; Uchida Hiroyuki,JPX, Metal base package for a semiconductor device.
  93. Rothgery Eugene F. (No. Branford CT) Hart William W. C. (Bethany CT) Smith ; III Edward F. (Madison CT) Phillips Steven D. (Northford CT) Sandel Bonnie B. (Milford CT) Gavin David F. (Cheshire CT), Metal electronic package sealed with thermoplastic having a grafted metal deactivator and antioxidant.
  94. Thorp ; Jr. C. Arthur (Santa Clara CA) Cooley Richard F. (Campbell CA), Metal foil semiconductor interconnection method.
  95. Fujii Hirofumi (Nagano JPX) Takeda Yoshiki (Nagano JPX) Shimizu Mitsuharu (Nagano JPX), Metal plane support for multi-layer lead frames and a process for manufacturing such frames.
  96. Ripper Bert,DEX ; Andrae Christian,DEX ; Egglhuber Karl,DEX ; Lundt Holger,DEX ; Kolker Helmut,DEX ; Greim Jochen,DEX, Method and device for simultaneously cutting off a multiplicity of wafers from a workpiece.
  97. Houghton Christopher Lee ; Brench Colin Edward, Method and system for controlling radio frequency radiation in microelectronic packages using heat dissipation structures.
  98. Lin Paul T. (Austin TX) McShane Michael B. (Austin TX), Method for attaching conductive traces to plural, stacked, encapsulated semiconductor die using a removable transfer fil.
  99. Romero Guillermo L. (Phoenix AZ) Martinez ; Jr. Joe L. (Phoenix AZ), Method for coupling a power lead to a bond pad in an electronic module.
  100. Roche Georges (Chatillon Sous Bagneux FRX) Lantaires Jacques (Verrieres Le Buisson FRX), Method for encapsulating semiconductor components using temporary substrates.
  101. Gary L. Swiss ; Thomas P. Glenn, Method for fabricating a snapable multi-package array substrate, snapable multi-package array and snapable packaged electronic components.
  102. Kim Yoon S. (Seoul KRX), Method for forming oxide protective film on bonding pads of semiconductor chips by UV/O3 treatment.
  103. LeMaire Gerard (26 ; Bd. Jean Jaures Nancy FRX) LeMaire Philippe (Av. Armee Patton Nancy FRX 54000), Method for making a credit card containing a microprocessor chip.
  104. Cole ; Jr. Herbert Stanley ; Sitnik-Nieters Theresa Ann, Method for making an electronic module.
  105. Djennas Frank (Austin TX) Nomi Victor K. (Round Rock TX) Pastore John R. (Leander TX) Reeves Twila J. (Austin TX) Postlethwait Les (Lexington TX), Method for making semiconductor device having no die supporting surface.
  106. Song Young Jae,KRX ; Seo Jeong Woo,KRX ; Choi Wan Gyun,KRX, Method for manufacturing a semiconductor package.
  107. Fogelson Harry J. (San Jose CA), Method for manufacturing fine pitch lead frame.
  108. Hawthorne Emily (Mountain View CA), Method for mounting a microelectronic circuit peripherally-leaded package including integral support member with spacer.
  109. King Jerrold L. (Boise ID) Moden Walter L. (Boise ID) Huang Chender (Boise ID), Method for producing high speed integrated circuits.
  110. Furui Seiji (Tokyo JPX) Maniwa Ryo (Tokyo JPX) Ishido Kiminori (Tokyo JPX) Okada Keisuke (Tokyo JPX), Method for producing multilayer printed wiring boards.
  111. Lin Paul T. (Austin) McShane Michael B. (Austin TX) Uchida Sugio (Nagano) Sato Takehi (Nagano JPX), Method of attaching conductive traces to an encapsulated semiconductor die using a removable transfer film.
  112. Wark James M., Method of fabricating flip-chip on leads devices and resulting assemblies.
  113. Lemaire Gerard (Nancy FRX) Lemaire Philippe (Nancy FRX), Method of making a card having decorations on both faces.
  114. Brooks Jerry M. ; Thummel Steven G., Method of making a cavity ball grid array apparatus.
  115. Johnson Richard E. (Carrollton TX) Davis Dennis D. (Garland TX) Kee David R. (Richardson TX) Orcutt John W. (Richardson TX) Hightower Angus W. (SGX), Method of making an integrated circuit using a pre-served dam bar to reduce mold flash and to facilitate flash removal.
  116. Hobson Larry D. (Tucson AZ), Method of making plastic encapsulated multichip hybrid integrated circuits.
  117. Takahashi Yoshiharu,JPX ; Oseto Jiro,JPX ; Hirata Teru,JPX, Method of making resin encapsulated semiconductor device with bump electrodes.
  118. Lee Chun-Chi,TWX ; Hsu Kao-Yu,TWX, Method of making semiconductor chip package.
  119. Sim Sung Min,KRX, Method of manufacturing semiconductor chip package.
  120. Song Gun Ho,KRX ; Sung Si Chan,KRX, Method of producing lead frame having uneven surfaces.
  121. Tsutsumi Yasutsugu (Fukuoka JPX) Tanaka Sueyoshi (Fukuoka JPX) Takahashi Tatsuro (Fukuoka JPX) Morita Yutaka (Fukuoka JPX) Seuzaki Hideaki (Fukuoka JPX) Yamada Hiromichi (Fukuoka JPX), Method of resin sealing semiconductor devices.
  122. Asada Junichi (Yokohama JPX) Takahashi Kenji (Tokyo JPX) Sakurai Toshiharu (Kitakami JPX), Method of sealing semiconductor device with resin by pressing a lead frame to a heat sink using an upper mold pressure m.
  123. Herrick Geoffrey C. (Aloha OR), Method of securing metallic members together.
  124. Lloyd Harold E. (Merrimac MA) Pollitt Joseph F. (Bradford MA), Method, apparatus and lead frame for assembling leads with terminals on a substrate.
  125. Fjelstad Joseph, Methods for manufacturing a semiconductor package having a sacrificial layer.
  126. Smith John W. ; Fjelstad Joseph, Microelectric lead structures with plural conductors.
  127. Fjelstad Joseph, Microelectronic assembly with conductive terminals having an exposed surface through a dielectric layer.
  128. Notani Yoshihiro (Itami JPX) Katoh Takayuki (Itami JPX), Microwave IC package.
  129. Chun Heung Sup (Seoul KRX), Mold and method for manufacturing a package for a semiconductor chip and the package manufactured thereby.
  130. Harding, James H., Mold device for making plastic articles from resin.
  131. Kudo Yoshimasa (Yokohama JPX), Mold-type semiconductor device.
  132. Bigler Charles G. (Austin TX) Woosley Alan H. (Austin TX) McShane Michael B. (Austin TX), Molded carrier ring leadframe having a particular resin injecting area design for gate removal and semiconductor device.
  133. Zimmerman Michael A. (North Andover MA), Molded circuit package having heat dissipating post.
  134. McShane Michael B. (Austin TX), Molded electronic package with compression structures.
  135. Low Qwai H. ; Thavarajah Manickam ; Chia Chok J. ; Alagaratnam Maniam, Molded laminate package with integral mold gate.
  136. Karnezos Marcos ; Chang S. C. ; Combs Edward G. ; Fahey John R., Molded plastic package with heat sink and enhanced electrical performance.
  137. Mahulikar Deepak (Madison CT) Tyler Derek E. (Cheshire CT) Braden Jeffrey S. (Livermore CA) Popplewell James M. (Guilford CT), Molded plastic semiconductor package including heat spreader.
  138. Glenn, Thomas P.; Webster, Steven; Hollaway, Roy D., Mounting for a package containing a chip.
  139. Jaime Bayan ; Peter Howard Spalding, Multi row leadless leadframe package.
  140. Hsuan Min-Chih,TWX ; Lin Cheng-Te,TWX, Multi-chip chip scale package.
  141. Ball Michael B. (Boise ID), Multi-chip device and method of fabrication employing leads over and under processes.
  142. Lee Kwan Jai,KRX ; Song Young Jae,KRX ; Jeong Do Soo,KRX ; Cho Tae Je,KRX ; Chang Suk Hong,KRX ; Lee Chang Cheol,KRX ; Song Beung Seuck,KRX ; Choi Jong Hee,KRX, Multi-chip package.
  143. Ball Michael B., Multi-chip stacked devices.
  144. Hinkle S. Derek ; Brooks Jerry M. ; Corisis David J., Multi-part lead frame with dissimilar materials and method of manufacturing.
  145. Hinkle S. Derek ; Brooks Jerry M. ; Corisis David J., Multi-part lead frame with dissimilar materials and method of manufacturing.
  146. Schmid Frederick (Marblehead MA) Khattak Chandra P. (Danvers MA) Smith Maynard B. (Newburyport MA), Multi-wafer slicing with a fixed abrasive.
  147. Venkateshwaran Vaiyapuri,SGX ; Yang Ji Cheng,SGX, Multichip assembly semiconductor.
  148. Vaiyapuri Venkateshwaran SG; Ji Cheng Yang SG, Multichip semiconductor assembly.
  149. Glenn Thomas P. ; Hollaway Roy D.,PHX ; Panczak Anthony E., Near chip size integrated circuit package.
  150. Martin John R. ; Roberts ; Jr. Carl M., Package for sealing an integrated circuit die.
  151. Pashby Richard P. (Williston VT) Phelps ; Jr. Douglas W. (Burlington VT) Samuelsen Sigvart J. (Burlington VT) Ward William C. (Burlington VT), Package semiconductor chip.
  152. Lerner Steve P. (Soquel CA) Razu David S. (Garland TX), Packaged integrated circuit including heat slug having an exposed surface.
  153. Sawai Akiyoshi,JPX ; Ono Kisamitsu,JPX ; Ichiyama Hideyuki,JPX ; Asai Katsunori,JPX, Packaged semiconductor chip.
  154. Matsuki Hirohisa (Kawasaki JPX) Harada Shigeki (Musashino JPX) Sugimoto Masahiro (Yokosuka JPX) Yoshida Toshiki (Minokamo JPX), Packaged semiconductor device.
  155. Michii Kazunari (Itami JPX), Packaged semiconductor device having tab tape and particular power distribution lead structure.
  156. Marrs Robert C. (Scottsdale AZ), Packaged semiconductor die including heat sink with locking feature.
  157. Chao Chien-Chi (Taipei TWX) Lin Ming-Hane (Chu-Pei TWX) Ho Ted C. (Hsinchu TWX), Packaging assembly with consolidated common voltage connections for integrated circuits.
  158. Ishii Hideki,JPX, Packed semiconductor device with wrap around external leads.
  159. Clark Minh-Hien N. (Austin TX) Sloan James W. (Austin TX), Pad array semiconductor device.
  160. Pastore John R. (Leander TX) Nomi Victor K. (Round Rock TX) Wilson Howard P. (Austin TX), Pad array semiconductor device with thermal conductor and process for making the same.
  161. Hamburgen William R. (Palo Alto CA) Fitch John S. (Newark CA) Dordi Yezdi N. (Cambridge MA), Paddleless molded plastic semiconductor chip package.
  162. Okumura Ichiro,JPX ; Minamio Masanori,JPX ; Kuito Akio,JPX ; Morikawa Takeshi,JPX ; Fukuda Toshiyuki,JPX ; Itoh Fumito,JPX, Plastic encapsulated semiconductor device and method of manufacturing the same.
  163. Okumura Ichiro,JPX ; Minamio Masanori,JPX ; Kuito Akio,JPX ; Morikawa Takeshi,JPX ; Fukuda Toshiyuki,JPX ; Itoh Fumito,JPX, Plastic encapsulated semiconductor device and method of manufacturing the same.
  164. Glenn Thomas P. ; Jewler Scott J. ; Roman David ; Yee J. H.,KRX ; Moon D. H.,KRX, Plastic integrated circuit device package and leadframe having partially undercut leads and die pad.
  165. Glenn Thomas P., Plastic integrated circuit package and method and leadframe for making the package.
  166. Miyaki Yoshinori,JPX ; Suzuki Hiromichi,JPX ; Suzuki Kazunari,JPX ; Nishita Takafumi,JPX ; Ito Fujio,JPX ; Tsubosaki Kunihiro,JPX ; Kameoka Akihiko,JPX ; Nishi Kunihiko,JPX, Plastic molded type semiconductor device and fabrication process thereof.
  167. Magni Pierangelo,ITX, Plastic package for electronic devices.
  168. Mostafazadeh Shahram ; Smith Joseph O., Plastic package with exposed die.
  169. Ohta Hideo (Tokyo JPX) Okuyama Tetsuo (Yokohama JPX) Fujieda Shinetsu (Kawasaki JPX) Kajiura Sadao (Kanagawa-ken JPX) Yoshizumi Akira (Yokohama JPX), Plastic-encapsulated semiconductor device.
  170. Ryuichiro Mori JP, Plastic-packaged semiconductor device including a plurality of chips.
  171. Woodworth Arthur,GBX ; Pearson George,GBX ; Ewer Peter Richard,GBX, Plural semiconductor die housed in common package with split heat sink.
  172. Grabbe Dimitry G. (Lisbon Falls ME), Power and ground plane structure for chip carrier.
  173. Lenz Michael,DEX, Power semiconductor component.
  174. Su Chun-Jen TW; Lin Chien-Tsun TW; Chang Chao-Chia TW; Su Yu-Hsien TW; Tseng Ming-Hui TW, QFN semiconductor package.
  175. Chien-Ping Huang TW; Eric Ko TW, Quad flat non-lead package of semiconductor.
  176. Chin-Yuan Hung TW; Lien-Chen Chiang TW; Cheng-Shiu Hsiao TW, Quad flat non-leaded package structure for housing CMOS sensor.
  177. Nagaraj Benamanahalli K. (Phoenix AZ) Olson Timothy L. (Phoenix AZ) Chaudhry Udey (Mesa AZ), Reduced stress plastic package.
  178. Yamaguchi Yukio,JPX, Resin encapsulated semiconductor device having a reduced thickness and improved reliability.
  179. Watanabe Toshiya (Tokyo JPX), Resin mold semiconductor device.
  180. Cha Gi Bon (Euiwang KRX), Resin molded semiconductor package.
  181. Mori Ryuichiro (Itami JPX) Fukudome Katsuyuki (Itami JPX) Akiyama Tatsuhiko (Itami JPX) Takemoto Yoshitaka (Itami JPX), Resin sealed semiconductor device.
  182. Suzuya Nobuhito,JPX ; Ikemizu Morihiko,JPX ; Takano Terunari,JPX ; Uehara Kenji,JPX ; Yoshida Akito,JPX, Resin sealed semiconductor device including a die pad uniformly having heat conducting paths and circulating holes for fluid resin.
  183. Otsuki Tetsuya,JPX ; Yoshimori Kenzo,JPX, Resin sealing type semiconductor device that includes a plurality of leads and method of making the same.
  184. Kozono Hiroyuki,JPX, Resin-sealed semiconductor device.
  185. Yagi Hiroshi,JPX ; Sasaki Masato,JPX ; Togashi Kazuyoshi,JPX, Resin-sealed semiconductor device, circuit member for use therein and method of manufacturing resin-sealed semiconductor device.
  186. Yagi Hiroshi,JPX ; Hitomi Yoichi,JPX ; Nakamura Makoto,JPX ; Sasaki Masato,JPX, Resin-sealed semiconductor device, circuit member used therefor.
  187. Hori Masahiko (Yokohama JPX), Resin-sealed type semiconductor device.
  188. Mclellan Neil,HKX ; Fan Nelson,HKX, Saw-singulated leadless plastic chip carrier.
  189. Mclellan Neil,HKX ; Fan Nelson,HKX, Saw-singulated leadless plastic chip carrier.
  190. Kalfus Martin (Scottsdale AZ) Gooch Robert A. (Mesa AZ), Self-centering electrode for power devices.
  191. Wang Tsing-Chow (San Jose CA) Liang Louis H. (Los Altos CA), Semi-conductor device interconnect package assembly for improved package performance.
  192. Nakamura Akio,JPX, Semiconductor apparatus and method for fabricating the same.
  193. Burt Roy J. (Sunnyvale CA), Semiconductor chip mounting system.
  194. Lee Byeong-Duck,KRX, Semiconductor chip package having clip-type outlead and fabrication method of same.
  195. Masaki Shimoda JP, Semiconductor device.
  196. Ozawa Kaname,JPX ; Okuda Hayato,JPX ; Hiraoka Tetsuya,JPX ; Sato Mitsutaka,JPX ; Akashi Yuji,JPX ; Okada Akira,JPX ; Harayama Masahiko,JPX, Semiconductor device.
  197. Nishi Kunihiko (Kokubunji JPX) Tanimoto Michio (Kokubunji JPX) Yasuhara Toshihiro (Kokubunji JPX) Tabata Katsuhiro (Higashimurayama JPX) Yoshikawa Yasuhiro (Kodaira JPX) Akima Isao (Fussa JPX) Kunito, Semiconductor device and an electronic device with the semiconductor devices mounted thereon.
  198. Kusaka Kenichi,JPX ; Takahashi Yoshiharu,JPX, Semiconductor device and lead frame therefor.
  199. Takahashi Yasushi,JPX ; Hirashima Toshinori,JPX, Semiconductor device and method for manufacturing the same.
  200. Asano Yuichi,JPX ; Kobayashi Hitoshi,JPX ; Wako Katsunori,JPX, Semiconductor device and method for producing a semiconductor device.
  201. Fukui Yasuki,JPX ; Sota Yoshiki,JPX ; Matsune Yuji,JPX ; Narai Atsuya,JPX, Semiconductor device and method of manufacturing the same.
  202. Ohgiyama Kenji,JPX, Semiconductor device and method of manufacturing the same.
  203. Suzuki Akira (Ohme JPX) Tanaka Hideki (Koganei JPX) Murakami Gen (Machida JPX), Semiconductor device and method of manufacturing thereof.
  204. Ueda Tetsuya (Kikuchi-gun JPX) Ono Kisamitsu (Kikuchi-gun JPX) Shimomura Kou (Kikuchi-gun JPX) Ichiyama Hideyuki (Kikuchi-gun JPX), Semiconductor device and module.
  205. Yamashita Taturou,JPX ; Takenaka Masashi,JPX, Semiconductor device and semiconductor device unit having ball-grid-array type package structure.
  206. Barber Ivor (San Jose CA), Semiconductor device assembly with minimized bond finger connections.
  207. Kock Hendrikus G. (Eindhoven NLX), Semiconductor device comprising projecting contact layers.
  208. Lin Paul T. (Austin TX) McShane Michael B. (Austin TX) Wilson Howard P. (Austin TX), Semiconductor device having a pad array carrier package.
  209. Yamaguchi Tadashi (Tokyo JPX), Semiconductor device having a particular conductive lead structure.
  210. Juso Hiroyuki,JPX ; Sota Yoshiki,JPX ; Maruyama Tomoyo,JPX, Semiconductor device having a plurality of semiconductor chips.
  211. Chiu Anthony M. (Richardson TX), Semiconductor device having die pad locking to substantially reduce package cracking.
  212. McShane Michael B. (Austin TX) Lin Paul T. (Austin TX), Semiconductor device having dual electrical contact sites.
  213. Aoki Kazumasa,JPX ; Sota Yoshiki,JPX, Semiconductor device having external connection terminals provided on an interconnection plate and fabrication process t.
  214. Honda Tosiyuki,JPX ; Haranosono Takao,JPX, Semiconductor device having first and second semiconductor chips with a gap therebetween, a die stage in the gap and ass.
  215. Kuraishi Fumio,JPX ; Yumoto Kazuhito,JPX ; Hayashi Mamoru,JPX, Semiconductor device having tab tape lead frame with reinforced outer leads.
  216. Djennas Frank (Austin TX) Poku Isaac T. (Austin TX) Yarosh Robert (Austin TX), Semiconductor device having universal low-stress die support and method for making the same.
  217. Djennas Frank (Austin TX) Poku Isaac T. (Austin TX) Yarosh Robert (Austin TX), Semiconductor device having x-shaped die support member and method for making the same.
  218. Yoneda Yoshiyuki (Kawasaki JPX) Tsuji Kazuto (Kawasaki JPX), Semiconductor device in a resin package housed in a frame having high thermal conductivity.
  219. Otsuka, Kanji; Mitsusada, Kazumichi; Sekibata, Masao; Ohnishi, Shinji, Semiconductor device including an alpha-particle shield.
  220. Masuda Masachika (Kodaira JPX) Suzuki Akira (Ohme JPX), Semiconductor device lead frame with etched through holes.
  221. Long Jon (Livermore CA) Sidorovsky Rachel S. (San Jose CA), Semiconductor device package.
  222. Jeong Do Soo,KRX ; Kim Kyung Seob,KRX, Semiconductor device package having twice-bent tie bar and small die pad.
  223. Kweon Young Do,KRX ; Lee Kyu Jin,KRX ; Choi Wan Gyan,KRX, Semiconductor device package structure having column leads and a method for production thereof.
  224. Ishio Toshiya,JPX ; Nakanishi Hiroyuki,JPX ; Mori Katsunobu,JPX ; Tarui Katsuyuki,JPX, Semiconductor device sealed with a sealing resin and including structure to balance sealing resin flow.
  225. Katayama Shigeru (Sodegaura JPX) Tominaga Kaoru (Sodegaura JPX) Yoshitake Junichi (Sodegaura JPX), Semiconductor device with an airtight space formed internally within a hollow package.
  226. Kouda Tsunenobu,JPX, Semiconductor device with plastic material covering a semiconductor chip mounted on a substrate of the device.
  227. Sloan James W. (Austin TX) Mennitt Timothy J. (Cedar Park TX) Warren John P. (Austin TX), Semiconductor device with test-only leads.
  228. Sawada Kanako,JPX ; Yoo Hee Yeoul,JPX ; Kurosu Atsushi,JPX ; Takahashi Kenji,JPX, Semiconductor device, and manufacturing method of the same.
  229. Asada Junichi (Yokkaichi JPX) Hori Masahiko (Yokohama JPX) Takei Shinji (Tokyo JPX), Semiconductor device, lead frame and method for manufacturing semiconductor devices.
  230. Mizuno Hideki,JPX ; Kanemoto Mitsunori,JPX, Semiconductor device, lead frame, and lead bonding.
  231. Ohuchi Shinji,JPX ; Shiraishi Yasushi,JPX ; Kawano Hiroshi,JPX ; Yamada Etsuo,JPX, Semiconductor device, manufacturing method thereof and aggregate type semiconductor device.
  232. Hayashida Katsuhiro,JPX ; Sato Mitsutaka,JPX ; Uno Tadashi,JPX ; Fujisawa Tetsuya,JPX ; Waki Masaki,JPX, Semiconductor device, method of manufacturing the semiconductor device, and method of manufacturing lead frame.
  233. Kosuke Azuma JP, Semiconductor devices having different package sizes made by using common parts.
  234. Farnworth Warren M. ; Wood Alan G., Semiconductor devices having interconnections using standardized bonding locations and methods of designing.
  235. Mosley Joseph M. ; Portuondo Maria M., Semiconductor die carrier having a dielectric epoxy between adjacent leads.
  236. Shin Won Sun,KRX, Semiconductor lead frame having connection bar and guide rings.
  237. DiCaprio, Vincent; Kaskoun, Kenneth, Semiconductor memory cards and method of making same.
  238. Mori Ryuichiro,JPX, Semiconductor module comprising semiconductor packages.
  239. Cheah Chuan ; Munoz Jorge ; Kinzer Dan, Semiconductor package.
  240. Corisis David J., Semiconductor package.
  241. Sasaki Takaaki,JPX, Semiconductor package.
  242. Son Deog Soo,KRX, Semiconductor package and lead frame.
  243. JiYoung Chung KR, Semiconductor package and method for fabricating the same.
  244. WonSun Shin KR; DoSung Chun TH; SangHo Lee KR; SeonGoo Lee KR; Vincent DiCaprio, Semiconductor package and method for fabricating the same.
  245. Kun-A Kang KR; Hyung J. Park KR; J. H. Lee KR, Semiconductor package and method for making the same.
  246. Song Chi J. (Daejon KRX) Cha Gi B. (Choongchungbook-Do KRX), Semiconductor package and method for manufacturing the same.
  247. Jae Hak Yee KR; Young Suk Chung KR; Jae Jin Lee KR; Terry Davis ; Chung Suk Han KR; Jae Hun Ku KR; Jae Sung Kwak KR; Sang Hyun Ryu KR, Semiconductor package and method of making using leadframe having lead locks to secure leads to encapsulant.
  248. Quan Son Ky ; Coffman Samuel L. ; Reid Bruce ; Nelson Keith E. ; Hagen Deborah A., Semiconductor package and method thereof.
  249. Thurairajaratnam Aritharan ; Cheng Wheling ; Kirkman Scott L., Semiconductor package having capacitive extension spokes and method for making the same.
  250. Huang, Chien-Ping, Semiconductor package having heat sink at the outer surface.
  251. Gang, Heung-su, Semiconductor package having implantable conductive lands and method for manufacturing the same.
  252. Heung-su Gang KR, Semiconductor package having implantable conductive lands and method for manufacturing the same.
  253. Huang Chion-Ping,TWX ; Lai Cheng-Yuan,TWX ; Jao Raymond,TWX, Semiconductor package having lead frame with an exposed base pad.
  254. Wyland Christopher Paul, Semiconductor package with internal heatsink and assembly method.
  255. Chun-Jen Su TW; Chien-Hung Lai TW; Chien-Tsun Lin TW; Chao-Chia Chang TW; Yu-Hsien Su TW; Ming-Hui Tseng TW, Semiconductor package with metal pads.
  256. Singh Deo Narendra N. (5855 Randleswood Ct. San Jose CA 95129) Chang Alexander H. C. (6048 Crossview Cir. San Jose CA 95120), Semiconductor package with segmented lead frame.
  257. Akram, Salman; Brooks, Jerry M., Semiconductor package with stacked substrates and multiple semiconductor dice.
  258. Rostoker Michael D. (Boulder Creek CA), Semiconductor packages for high I/O semiconductor dies.
  259. Siamak Fazel Pour, Single Paddle having a semiconductor device and a passive electronic component.
  260. Diffenderfer Steven J. (Deposit NY) Shaukatullah Hussain (Endwell NY), Single layer leadframe design with groundplane capability.
  261. Diffenderfer Steven Joel ; Shaukatullah Hussain, Single layer leadframe design with groundplane capability.
  262. Oh Sang Eon,KRX, Solder ball grid array carrier package with heat sink.
  263. Nishihara Kunio (Kanagawa JPX) Hosono Youichi (Kanagawa JPX) Nagamine Kunihiro (Kanagawa JPX) Kayama Takashi (Kanagawa JPX) Ishikawa Takayuki (Kanagawa JPX), Solid printed substrate and electronic circuit package using the same.
  264. Murphy Robert H. (Merrimack NH), Spacer trays for stacking storage trays with integrated circuits.
  265. Harry J. M. Reijnders NL, Specialized tool adapted for a process for manufacture and interconnection between adjoining printed wiring boards.
  266. Choi Yoon Hwa,KRX ; Lee Nam Soo,KRX, Stack package.
  267. Park Sang Wook,KRX ; Cho Soon Jin,KRX, Stack package and method of fabricating the same.
  268. Su Chun-Jen TW; Lin Chien-Tsun TW; Chang Chao-Chia TW; Su Yu-Hsien TW; Tseng Ming-Hui TW, Stackable QFN semiconductor package.
  269. Moden Walter L. ; Corisis David J. ; Mess Leonard E. ; Kinsman Larry D., Stackable ceramic FBGA for high thermal applications.
  270. Alagaratnam Maniam ; Low Qwai H. ; Chia Chok J., Stacked integrated chip package and method of making same.
  271. Myoung-Jin Shin KR, Stacked semiconductor chips in a single semiconductor package.
  272. Lim Hong Woo,KRX, Substrate having gate recesses or slots and molding device and molding method thereof.
  273. Baba Shinji,JPX ; Shibata Jun,JPX ; Ueda Tetsuya,JPX, Substrateless resin encapsulated semiconductor device.
  274. Shimizu Ichio (Tamamura JPX) Hoshi Akio (Isesaki JPX) Okada Sumio (Takasaki JPX) Nakamura Soichiro (Tokyo JPX), Surface mount plastic package semiconductor integrated circuit, manufacturing method thereof, as well as mounting method.
  275. Ewer Peter R.,GBX ; Woodworth Arthur,GBX, Surface mount semiconductor package.
  276. Aono Tsutomu (Gunma-ken JPX) Nishi Takayoshi (Gunma-ken JPX), Surface-mount flat package semiconductor device.
  277. Lam Allen K. ; Williams Richard K. ; Choi Alex K., Symmetrical package for semiconductor die.
  278. Gang, Heung-su, Tape having implantable conductive lands for semiconductor packaging process and method for manufacturing the same.
  279. Gang, Heung-su, Tape having implantable conductive lands for semiconductor packaging process and method for manufacturing the same.
  280. Derryberry Lesli A. (Dallas TX), Thermally efficient power device package.
  281. Huang Chien-Ping,TWX ; Ko Eric,TWX, Thermally enhanced quad flat non-lead package of semiconductor.
  282. Lee Seon Goo,KRX, Thin, stackable semiconductor packages.
  283. Murphy James V. (Warwick RI), Through hole mounting of integrated circuit adapter leads.
  284. Iverson Robert E. (Boise ID) Moden Walter L. (Boise ID), Tie bar over chip lead frame design.
  285. Huang Chien-Ping,TWX ; Her Tzong-Dar,TWX ; Chiang Kevin,TWX, Tiny ball grid array package.
  286. Choi Sihn,KRX, Transfer molding apparatus having laminated chase block.
  287. Burns Carmen D. (Austin TX), Ultra high density integrated circuit packages method.
  288. Williams Richard K. (Cupertino CA) Kasem Mohammad (Santa Clara CA), Vertical power mosfet having thick metal layer to reduce distributed resistance.

이 특허를 인용한 특허 (83)

  1. Lee, Jun Su; Lee, Min Jae; Kim, Jae Dong; Lee, Jae Jin; Yoo, Min; Kim, Byung Jun, Circuit board and semiconductor device having the same.
  2. Shin, MuSeob; Kim, Won-young; Park, Sanghyun; Ahn, Jinchan, Circuit boards and semiconductor packages including the same.
  3. Shin, MuSeob; Kim, Won-young; Park, Sanghyun; Ahn, Jinchan, Circuit boards and semiconductor packages including the same.
  4. Davis, Terry W.; Son, Sun Jin, Conformal shield on punch QFN semiconductor package.
  5. Berry, Christopher J.; Scanlan, Christopher M.; Faheem, Faheem F., Etch singulated semiconductor package.
  6. Choi, YeonHo; Olson, Timothy L., Flat semiconductor package with half package molding.
  7. Sirinorakul, Saravuth; Nondhasitthichai, Somchai, Flip chip cavity package.
  8. Sirinorakul, Saravuth; Nondhasitthichai, Somchai, Flip chip cavity package.
  9. Barnett, Peter Andrew; Kneale, Todd Douglas; Alexander, Steven Bruce; Domae, Terrance Paul, Foldable, portable trauma treatment and monitoring patient platform.
  10. Choi, YeonHo; Kim, GiJeong; Kim, WanJong, Fusion quad flat semiconductor package.
  11. Kim, Gi Jeong; Choi, Yeon Ho; Kim, Wan Jong, Increased I/O leadframe and semiconductor device including same.
  12. Kim, Gi Jeong; Choi, Yeon Ho; Kim, Wan Jong, Increased I/O leadframe and semiconductor device including same.
  13. Lee, Chang Deok; Na, Do Hyun, Increased I/O semiconductor package and method of making same.
  14. Kim, Jae Yoon; Kim, Gi Jeong; Moon, Myung Soo, Increased capacity semiconductor package.
  15. Glenn, Thomas P., Integrated circuit package and method of making the same.
  16. Glenn, Thomas P., Integrated circuit package and method of making the same.
  17. Glenn, Thomas P., Integrated circuit package and method of making the same.
  18. Glenn, Thomas P., Integrated circuit package and method of making the same.
  19. Glenn, Thomas P., Integrated circuit package and method of making the same.
  20. Pagaila, Reza Argenty; Do, Byung Tai; Chua, Linda Pei Ee, Integrated circuit packaging system and method of manufacture thereof.
  21. Pagaila, Reza Argenty; Do, Byung Tai; Chua, Linda Pei Ee, Integrated circuit packaging system and method of manufacture thereof.
  22. Sirinorakul, Saravuth, Leadframe based multi terminal IC package.
  23. Sirinorakul, Saravuth, Leadframe based multi terminal IC package.
  24. Sirinorakul, Saravuth; Yenrudee, Suebphong, Leadframe feature to minimize flip-chip semiconductor die collapse during flip-chip reflow.
  25. Lee, Hyung Ju, Leadframe for semiconductor package.
  26. Kuo, Bob Shih Wei; Nickelsen, Jr., John Merrill; Olson, Timothy L., Leadframe structure for concentrated photovoltaic receiver package.
  27. Sirinorakul, Saravuth; Yenrudee, Suebphong, Methods of manufacturing semiconductor devices including terminals with internal routing interconnections.
  28. Jeon, Hyeong Il; Chung, Hyung Kook; Kim, Hong Bae; Kim, Byong Jin, Micro lead frame structure having reinforcing portions and method.
  29. Jeon, Hyeong Il; Chung, Hyung Kook; Kim, Hong Bae; Kim, Byong Jin, Micro lead frame structure having reinforcing portions and method.
  30. Kneale, Todd Douglas; Alexander, Steven Bruce; Domae, Terrance Paul; Quillen, John William; Bongiovanni, Richard Anthony; Barnett, Peter Andrew, Modular transportable life support device.
  31. Nondhasitthichai, Somchai; Sirinorakul, Saravuth, Molded leadframe substrate semiconductor package.
  32. Nondhasitthichai, Somchai; Sirinorakul, Saravuth, Molded leadframe substrate semiconductor package.
  33. Nondhasitthichai, Somchai; Sirinorakul, Saravuth, Molded leadframe substrate semiconductor package.
  34. Nondhasitthichai, Somchai; Sirinorakul, Saravuth, Molded leadframe substrate semiconductor package.
  35. Nondhasitthichai, Somchai; Sirinorakul, Saravuth, Molded leadframe substrate semiconductor package.
  36. Lin, Chih-Hsiung; Chang, Nai-Shung, Multi-package module and electronic device using the same.
  37. Roa, Fernando; St. Amand, Roger D., Package in package device for RF transceiver module.
  38. Roa, Fernando; St. Amand, Roger D., Package in package device for RF transceiver module.
  39. Kang, Dae Byoung; Yang, Sung Jin; Ok, Jung Tae; Kim, Jae Dong, Package in package semiconductor device.
  40. Hwang, Chan Ha; Sohn, Eun Sook; Choi, Ho; Kim, Byong Jin; Yu, Ji Yeon; Lee, Min Woo, Package in package semiconductor device with film over wire.
  41. Chung,Ye Chung; Lee,Si Hoon, Pad arrangement of driver IC chip for LCD and related circuit pattern structure of TAB package.
  42. Chung, Ye-Chung; Lee, Si-Hoon, Pad arrangement of driver IC chip for LCD and related circuit pattern structure of tab package.
  43. Yang, Chih-Chao; Horak, David V.; Nogami, Takeshi; Ponoth, Shom, Pad bonding employing a self-aligned plated liner for adhesion enhancement.
  44. Yang, Chih-Chao; Horak, David V.; Nogami, Takeshi; Ponoth, Shom, Pad bonding employing a self-aligned plated liner for adhesion enhancement.
  45. Sirinorakul, Saravuth, Plated terminals with routing interconnections semiconductor device.
  46. Sirinorakul, Saravuth, Plated terminals with routing interconnections semiconductor device.
  47. Sirinorakul, Saravuth, Plated terminals with routing interconnections semiconductor device.
  48. Sirinorakul, Saravuth, Plated terminals with routing interconnections semiconductor device.
  49. Sirinorakul, Saravuth; Yenrudee, Suebphong, Protruding terminals with internal routing interconnections semiconductor device.
  50. Kim, Bong Chan; Kim, Do Hyung; Hwang, Chan Ha; Lee, Min Woo; Sohn, Eun Sook; Kang, Won Joon, Reduced profile stackable semiconductor package.
  51. Nakagawa, Tomokatsu; Chikawa, Yasunori; Rai, Akiteru; Katoh, Tatsuya; Sugiyama, Takuya, Semiconductor device and display apparatus.
  52. Gallegos, Bernardo; Abbott, Donald C., Semiconductor device having substrate with differentially plated copper and selective solder.
  53. Kim, Gwang Ho; Kim, Jin Seong; Park, Dong Joo; Kang, Dae Byoung, Semiconductor device including increased capacity leadframe.
  54. Kim, Gi Jeong; Choi, Yeon Ho, Semiconductor device including leadframe having power bars and increased I/O.
  55. Kim, Gi Jeong; Choi, Yeon Ho, Semiconductor device including leadframe having power bars and increased I/O.
  56. Bae, Jae Min; Kim, Byong Jin; Bang, Won Bae, Semiconductor device including leadframe with a combination of leads and lands.
  57. Bae, Jae Min; Kim, Byong Jin; Bang, Won Bae, Semiconductor device including leadframe with a combination of leads and lands and method.
  58. Bae, Jae Min; Kim, Byong Jin; Bang, Won Bae, Semiconductor device including leadframe with a combination of leads and lands and method.
  59. Bae, Jae Min; Kim, Byong Jin; Bang, Won Bae, Semiconductor device including leadframe with a combination of leads and lands and method.
  60. Bae, Jae Min; Kim, Byong Jin; Bang, Won Bae, Semiconductor device including leadframe with a combination of leads and lands and method.
  61. Choi, Yeon Ho; Kim, GiJeong; Kim, WanJong, Semiconductor device including leadframe with increased I/O.
  62. Choi, Yeon Ho; Kim, GiJeong; Kim, WanJong, Semiconductor device including leadframe with increased I/O.
  63. Kim, Gi Jeong; Kim, Wan Jong, Semiconductor device with increased I/O leadframe.
  64. Kim, Gi Jeong; Kim, Wan Jong, Semiconductor device with increased I/O leadframe.
  65. Kim, Wan Jong; Do, Young Tak; Cho, Byong Woo, Semiconductor device with increased I/O leadframe including power bars.
  66. Kim, Hong Bae; Kim, Hyun Jun; Chung, Hyung Kook, Semiconductor device with leadframe configured to facilitate reduced burr formation.
  67. Kim, Hyun Jun; Chung, Hyung Kook; Kim, Hong Bae, Semiconductor device with leadframe configured to facilitate reduced burr formation.
  68. Jeon, Hyung Il; Chung, Ji Young; Kim, Byong Jin; Park, In Bae; Bae, Jae Min; Park, No Sun, Semiconductor package and method therefor.
  69. Jeon, Hyung Il; Chung, Ji Young; Kim, Byong Jin; Park, In Bae; Bae, Jae Min; Park, No Sun, Semiconductor package and method therefor.
  70. St. Amand, Roger D.; Perelman, Vladimir, Semiconductor package with fast power-up cycle and method of making same.
  71. Lee, Chang Deok; Na, Do Hyun, Semiconductor package with half-etched locking features.
  72. Sirinorakul, Saravuth; Yenrudee, Suebphong, Semiconductor package with multiple molding routing layers and a method of manufacturing the same.
  73. Sirinorakul, Saravuth; Yenrudee, Suebphong, Semiconductor package with multiple molding routing layers and a method of manufacturing the same.
  74. Sirinorakul, Saravuth; Yenrudee, Suebphong, Semiconductor package with multiple molding routing layers and a method of manufacturing the same.
  75. Sirinorakul, Saravuth; Yenrudee, Suebphong, Semiconductor package with multiple molding routing layers and a method of manufacturing the same.
  76. Sirinorakul, Saravuth; Yenrudee, Suebphong, Semiconductor package with multiple molding routing layers and a method of manufacturing the same.
  77. Sirinorakul, Saravuth; Yenrudee, Suebphong, Semiconductor package with multiple molding routing layers and a method of manufacturing the same.
  78. Kim, Do Hyeong; Kim, Bong Chan; Kim, Yoon Joo; Chung, Ji Young, Semiconductor package with patterning layer and method of making same.
  79. Choi, Yeon Ho, Side leaded, bottom exposed pad and bottom exposed lead fusion quad flat semiconductor package.
  80. Kim, Yoon Joo; Kim, In Tae; Chung, Ji Young; Kim, Bong Chan; Kim, Do Hyung; Ha, Sung Chul; Lee, Sung Min; Song, Jae Kyu, Stacked semiconductor package and method of making same.
  81. Lee, Si-Hoon; Song, Eun-Seok, Tape wiring substrate and chip-on-film package using the same.
  82. Chung, Yechung; Kim, Chulwoo; Song, Eunseok; Choi, Kyoungsei, Tape wiring substrates and packages including the same.
  83. Nondhasitthichai, Somchai; Sirinorakul, Saravuth, Very extremely thin semiconductor package.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로