Bipolar transistors with low-resistance emitter contacts
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-027/082
H01L-027/107
H01L-029/70
H01L-029/66
H01L-031/11
H01L-031/101
출원번호
US-0928240
(2004-08-27)
등록번호
US-7268413
(2007-09-11)
발명자
/ 주소
Ahn,Kie Y.
Forbes,Leonard
출원인 / 주소
Micron Technology, Inc.
대리인 / 주소
Schwegman, Lundberg, Woessner & Kluth, P.A.
인용정보
피인용 횟수 :
2인용 특허 :
101
초록▼
Many integrated circuits include a type of transistor known as a bipolar junction transistor, which has an emitter contact formed of polysilicon. Unfortunately, polysilicon has a relatively high electrical resistance that poses an obstacle to improving switching speed and current gain of bipolar tra
Many integrated circuits include a type of transistor known as a bipolar junction transistor, which has an emitter contact formed of polysilicon. Unfortunately, polysilicon has a relatively high electrical resistance that poses an obstacle to improving switching speed and current gain of bipolar transistors. Current fabrication techniques involve high temperature procedures that melt desirable low-resistance substitutes, such as aluminum, during fabrication. Accordingly, one embodiment of the invention provides an emitter contact structure that includes a polysilicon-carbide layer and a low-resistance aluminum, gold, or silver member to reduce emitter resistance. Moreover, to overcome manufacturing difficulties, the inventors employ a metal-substitution technique, which entails formation of a polysilicon emitter, and then substitution or cross-diffusion of metal for the polysilicon.
대표청구항▼
What is claimed is: 1. An integrated circuit comprising: a memory array having a plurality of memory cells; an address decoder coupled to the memory cells; a plurality of bit lines coupled to the memory cells; a voltage-sense-amplifier circuit coupled to the bit lines; and wherein at least one of t
What is claimed is: 1. An integrated circuit comprising: a memory array having a plurality of memory cells; an address decoder coupled to the memory cells; a plurality of bit lines coupled to the memory cells; a voltage-sense-amplifier circuit coupled to the bit lines; and wherein at least one of the memory cells and the voltage-sense amplifier circuit includes a bipolar transistor comprising: a diffusion barrier layer directly contacting an emitter region and comprising at least one of the following: a silicon carbide, a silicon oxycarbide, and a titanium nitride; and a metal emitter contact contacting the diffusion barrier layer and comprising at least one of aluminum, gold, and silver. 2. The integrated circuit of claim 1, wherein the metal emitter contact lies between first and second base contacts, with the base contacts overlying respective first and second extrinsic base regions. 3. The integrated circuit of claim 2, further comprising first and second insulative spacers respectively separating the metal emitter contact from the first and second base contacts. 4. An integrated circuit comprising: a memory array having a plurality of memory cells; an address decoder coupled to the memory cells; a plurality of bit lines coupled to the memory cells; a voltage-sense-amplifier circuit coupled to the bit lines; and wherein the voltage-sense amplifier circuit includes a bipolar transistor comprising: a diffusion barrier layer directly contacting an emitter region and comprising at least one of the following: a silicon carbide, a silicon oxycarbide, and a titanium nitride; and a metal emitter contact contacting the diffusion barrier layer and comprising at least one of aluminum, gold, and silver. 5. The integrated circuit of claim 4, wherein the metal emitter contact lies between first and second base contacts, with the base contacts overlying respective first and second extrinsic base regions. 6. The integrated circuit of claim 5, further comprising first and second insulative spacers respectively separating the metal emitter contact from the first and second base contacts. 7. An integrated circuit comprising: a memory array having a plurality of memory cells; an address decoder coupled to the memory cells; a plurality of bit lines coupled to the memory cells; a voltage-sense-amplifier circuit coupled to the bit lines; and wherein the voltage-sense amplifier circuit includes a bipolar transistor comprising: a titanium-nitride diffusion barrier layer directly contacting and on an emitter region; and a metal emitter contact contacting the diffusion barrier layer and comprising at least one of aluminum, gold, and silver. 8. The integrated circuit of claim 7, wherein the metal emitter contact lies between first and second base contacts, with the base contacts overlying respective first and second extrinsic base regions. 9. The integrated circuit of claim 7, wherein the base contacts each comprise p-type doped polysilicon. 10. The integrated circuit of claim 8, further comprising first and second insulative spacers respectively separating the metal emitter contact from the first and second base contacts. 11. The integrated circuit of claim 7, wherein the emitter region lies between the titanium-nitride diffusion barrier and an intrinsic base region. 12. An integrated circuit comprising: a memory array having a plurality of memory cells; an address decoder coupled to the memory cells; a plurality of bit lines coupled to the memory cells; a voltage-sense-amplifier circuit coupled to the bit lines; and wherein the voltage-sense amplifier circuit includes a bipolar transistor comprising: a silicon-oxycarbide diffusion barrier layer directly contacting an emitter region; and a metal emitter contact contacting the diffusion barrier layer and comprising at least one of aluminum, gold, and silver. 13. The integrated circuit of claim 12, wherein the emitter region has an associated formation temperature and the metal emitter contact has a lower melting point than the associated formation temperature. 14. The integrated circuit of claim 12, wherein the metal emitter contact lies between first and second base contacts, with the base contacts overlying respective first and second extrinsic base regions and wherein the emitter region overlies an intrinsic base region which is between the first and second extrinsic base regions. 15. The integrated circuit of claim 14, wherein the base contacts each comprise p-type doped polysilicon. 16. The integrated circuit of claim 14, further comprising first and second insulative spacers respectively separating the metal emitter contact from the first and second base contacts. 17. An integrated circuit comprising: a memory array having a plurality of memory cells; an address decoder coupled to the memory cells; a plurality of bit lines coupled to the memory cells; a voltage-sense-amplifier circuit coupled to the bit lines; and wherein the voltage-sense amplifier circuit includes a bipolar transistor comprising: a silicon-carbide diffusion barrier layer directly contacting an emitter region; and a metal emitter contact contacting the diffusion barrier layer and comprising at least one of aluminum, gold, and silver. 18. The integrated circuit of claim 17, wherein the emitter region has an associated formation temperature and the metal emitter contact has a lower melting point than the associated formation temperature. 19. The integrated circuit of claim 17, wherein the metal emitter contact lies between first and second base contacts, with the base contacts overlying respective first and second extrinsic base regions and wherein the emitter region overlies an intrinsic base region which is between the first and second extrinsic base regions. 20. An integrated circuit comprising a bipolar transistor, with the bipolar transistor comprising: a diffusion barrier layer directly contacting an emitter region; and a metal emitter contact contacting the diffusion barrier layer and comprising at least one of aluminum, gold, and silver. 21. The integrated circuit of claim 17, wherein the emitter region has an associated formation temperature and the metal emitter contact has a lower melting point than the associated formation temperature. 22. The integrated circuit of claim 17, wherein the metal emitter contact lies between first and second base contacts, with the base contacts overlying respective first and second extrinsic base regions and wherein the emitter region overlies an intrinsic base region which is between the first and second extrinsic base regions. 23. The integrated circuit of claim 22, further comprising: a memory array having a plurality of memory cells; an address decoder coupled to the memory cells; a plurality of bit lines coupled to the memory cells; a voltage-sense-amplifier circuit coupled to the bit lines, wherein the voltage-sense amplifier circuit includes the bipolar transistor. 24. The integrated circuit of claim 22, wherein the intrinsic base region consists of a uniform or graded silicon-germanium Si1-xGex composition, where x varies with distance from the emitter region. 25. The integrated circuit of claim 24, wherein x increases with distance from the emitter region. 26. An integrated circuit comprising a bipolar transistor, with the bipolar transistor comprising: a diffusion barrier layer directly contacting an emitter region, with the emitter region having an associated formation temperature; and a metal emitter contact contacting the diffusion barrier layer, with the metal emitter contact having a lower melting point than the associated formation temperature. 27. The integrated circuit of claim 26: wherein the diffusion barrier layer comprises at least one of a silicon carbide, a silicon oxycarbide, and a titanium nitride; and wherein the metal emitter contact comprises at least one of aluminum, gold, and silver. 28. The integrated circuit of claim 27, wherein the metal emitter contact lies between first and second base contacts, with the base contacts overlying respective first and second extrinsic base regions and wherein the emitter region overlies an intrinsic base region which is between the first and second extrinsic base regions. 29. The integrated circuit of claim 22, wherein the intrinsic base region consists of a uniform or graded silicon-germanium Si1-xGex composition, where x increases with distance from the emitter region. 30. The integrated circuit of claim 28, further comprising: a memory array having a plurality of memory cells; an address decoder coupled to the memory cells; a plurality of bit lines coupled to the memory cells; a voltage-sense-amplifier circuit coupled to the bit lines, wherein the voltage-sense amplifier circuit includes the bipolar transistor.
Taniguchi Takao (Okazaki JPX) Tsukamoto Kazumasa (Toyota JPX) Hayabuchi Masahiro (Anjo JPX) Ando Masahiko (Okazaki JPX), Control system for vehicular automatic transmissions with a quick-shift hydraulic system for manual shifting.
Isaac Randall D. (Yorktown Heights NY) Ning Tak H. (Yorktown Heights NY) Solomon Paul M. (Yorktown Heights NY), Double self-aligned fabrication process for making a bipolar transistor structure having a small polysilicon-to-extrinsi.
Lee Kyu-Woong (Arlington MA) Durschlag Mark S. (Natick MA) Day John (Lexington MA), Evaporated thick metal and airbridge interconnects and method of manufacture.
Kermani Ahmad (Fremont CA) Johnsgard Kristian E. (San Jose CA) Galewski Carl (Berkeley CA), Gas phase doping of semiconductor material in a cold-wall radiantly heated reactor under reduced pressure.
Prasad Jayasimha S. (Tigard OR) Park Song W. (Aloha OR) Vetanen William A. (Sherwood OR) Beers Irene G. (Sherwood OR) Haynes Curtis M. (Portland OR), Implant-free heterojunction bioplar transistor integrated circuit process.
Colgan Evan George ; Rodbell Kenneth Parker ; Totta Paul Anthony ; White James Francis, Interconnect structure using Al.sub.2 -Cu for an integrated circuit chip.
Kapoor Ashok K. (Palo Alto CA) Pasch Nicholas F. (Pacifica CA), Low dielectric constant insulation layer for integrated circuit structure and method of making same.
Ellsworth Daniel L. (Fort Collins CO) Sullivan Paul A. (Fort Collins CO), Method of fabricating a high density, low power, merged vertical fuse/bipolar transistor.
Ku San-Mei (3 Carnelli Ct. Poughkeepsie NY 12603) Perry Kathleen A. (22120 Viscanio Rd. Woodland Hills CA 91364), Method of forming contacts to a semiconductor device.
Iwasaki Hiroshi (Chigasaki JPX), Method of manufacturing a semiconductor integrated circuit device having at least one bipolar transistor and a plurality.
Cha Sung W. (Cambridge MA) Suh Nam P. (Sudbury MA) Baldwin Daniel F. (Medford MA) Park Chul B. (Cambridge MA), Microcellular thermoplastic foamed with supercritical fluid.
Lee Sangin (Suwon KRX) Park Soonoh (Seoul KRX), Ohmic contact structure of a highly integrated semiconductor device having two resistance control layers formed between.
Uragami Akira (Takasaki JPX) Kojima Shinichi (Takasaki JPX), One-chip semiconductor integrated circuit device capable of outputting analog color signal or digital color signal.
Rogers Michael R. (Santa Clara County CA) Washburn Theodore E. (South Barrington IL) Novice Michael A. (Santa Clara County CA) Besser Ronald S. (San Mateo County CA) White Brian S. (Alameda County CA, Process for forming solid conductive vias in substrates.
Miura Takao,JPX ; Yamauchi Tunenori,JPX ; Monma Yoshinobu,JPX ; Goto Hiroshi,JPX, Process for manufacturing semiconductor devices separated by an air-bridge.
Anantha Narasipur G. (Hopewell Junction NY) Bhatia Harsaran S. (Wappinger Falls NY) Walsh James L. (Hyde Park NY), Self aligned method for making bipolar transistor having minimum base to emitter contact spacing.
Neudeck Gerold W. (West Lafayette IN) Glenn ; Jr. Jack L. (Lafayette IN), Self-aligned integrated circuit bipolar transistor having monocrystalline contacts.
Akimoto Kazuhiro (Tokorozawa JPX) Usami Masami (Tokyo JPX) Ogiue Katsumi (Tokyo JPX) Murayama Hiroshi (Hadano JPX) Abe Hitoshi (Hadano JPX) Kashiyama Masamori (Hadano JPX) Kobayashi Yoshikuni (Tokyo , Semiconductor device for a ram disposed on chip so as to minimize distances of signal paths between the logic circuits a.
Haver Harrison B. (Scottsdale AZ) Griswold Mark D. (Chandler AZ), Semiconductor device having an emitter terminal separated from a base terminal by a composite nitride/oxide layer.
Sasaki Masakazu,JPX, Semiconductor non-volatile memory device having floating gate type field effect transistors for memory cells bipolar transistors for a high-speed circuit.
Hsu Wei-Yung ; Anderson Dirk N. ; Kraft Robert, Semiconductor stack having a dielectric sidewall for prevention of oxidation of tungsten in tungsten capped poly-silico.
Fitch Jon T. (Austin TX) Maniar Papu (Austin TX) Witek Keith E. (Austin TX) Gelatos Jerry (Austin TX) Moazzami Reza (Austin TX) Ajuria Sergio A. (Austin TX), Semiconductor structure having an air region and method of forming the semiconductor structure.
Gorowitz Bernard ; Becker Charles Adrian ; Guida Renato ; Gorczyca Thomas Bert ; Rose James Wilson, Structure for protecting air bridges on semiconductor chips from damage.
Agnello Paul David ; Cabral ; Jr. Cyril ; Grill Alfred ; Jahnes Christopher Vincent ; Licata Thomas John ; Roy Ronnen Andrew, Tasin oxygen diffusion barrier in multilayer structures.
Lemnios Zachary J. (Colorado Springs CO) McIntyre David G. (Colorado Springs CO) Lau Chung-Lim (Colorado Springs CO) Williams Dennis A. (Colorado Springs CO), Three metal personalization of application specific monolithic microwave integrated circuit.
Lee Chang-Ou ; Vines Landon B. ; Fujishiro Felix H. ; Koenigseder Sigmund, Titanium boride and titanium silicide contact barrier formation for integrated circuits.
Jerome Rick C. (Puyallup WA) Kovacs Ronald P. (Mountain View CA) Ganschow George E. (Trabuco Canyon CA) Lam Lawrence K. C. (Kent WA) Bouknight James L. (Puyallup WA) Marazita Frank (San Jose CA) McFa, Vertical fuse device.
Benoit, John J.; Dahlstrom, Mattias E.; Dupuis, Mark D.; Gray, Peter B.; Stamper, Anthony K., Bipolar transistor structure and method including emitter-base interface impurity.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.