A packaged semiconductor chip includes features such as a chip carrier having a large thermal conductor which can be solder-bonded to a circuit panel so as to provide enhanced thermal conductivity to the circuit panel and electromagnetic shielding and a conductive enclosure which partially or comple
A packaged semiconductor chip includes features such as a chip carrier having a large thermal conductor which can be solder-bonded to a circuit panel so as to provide enhanced thermal conductivity to the circuit panel and electromagnetic shielding and a conductive enclosure which partially or completely surrounds the packaged chip to provide additional heat dissipation and shielding. The packaged unit may include both an active semiconductor chip and a passive element, desirably in the form of a chip, which includes resistors and capacitors. Inductors may be provided in whole or in part on the chip carrier.
대표청구항▼
The invention claimed is: 1. An assembly comprising: a packaged semiconductor chip including: (a) a first semiconductor chip having a front face, a rear face, edges bounding said faces and contacts exposed at said front face, each of the faces of said first chip has a first area; (b) a second chip,
The invention claimed is: 1. An assembly comprising: a packaged semiconductor chip including: (a) a first semiconductor chip having a front face, a rear face, edges bounding said faces and contacts exposed at said front face, each of the faces of said first chip has a first area; (b) a second chip, said second chip having front and rear surfaces and contacts on said front surface, at least some of said contacts on said second chip being electrically connected to at least some of said contacts on said first chip, said front surface of said second chip facing upwardly and confronting a face of said first chip; and (c) a chip carrier disposed below said rear surface of said second chip, said chip carrier having a bottom surface facing downwardly away from said second chip and having a plurality of terminals exposed at said bottom surface, at least some of said terminals being electrically connected to at least one of said chips, said chip carrier having an opening coinciding with at least a portion of said rear surface of said second chip, said portion having a second area larger than said first area; a circuit panel mounted to said bottom surface of said chip carrier, said circuit panel having a top surface and including a thermally conductive element having a mounting surface extending in directions parallel to said top surface; and a flowable thermally conductive material uniformly covering at least a substantial portion of said rear surface, said flowable thermally conductive material connecting said rear surface of said second chip to said mounting surface of said thermally conductive element and spacing said rear surface of said second chip from said mounting surface, such that said rear surface of said second chip thermally communicates with said circuit panel through said flowable thermally conductive material. 2. An assembly as claimed in claim 1, wherein said thermally conductive material includes solder. 3. An assembly as claimed in claim 1, wherein said thermally conductive material includes a thermally conductive paste. 4. An assembly as claimed in claim 1, wherein said chip carrier is a sheet-like element. 5. An assembly comprising: a packaged semiconductor chip including: (a) a first semiconductor chip having a front face, a rear face, edges bounding said faces and contacts exposed at said front face; (b) a second chip, said second chip having front and rear surfaces and contacts on said front surface, at least some of said contacts on said second chip being electrically connected to at least some of said contacts on said first chip, said front surface of said second chip facing upwardly and confronting a face of said first chip; and (c) a sheet-like chip carrier disposed below said rear surface of said second chip, said chip carrier having a thickness less than about 150 microns, a bottom surface facing downwardly away from said second chip and having a plurality of terminals exposed at said bottom surface, at least some of said terminals being electrically connected to at least one of said chips, said chip carrier having an opening coinciding with at least a portion of said rear surface of said second chip; a circuit panel mounted to said bottom surface of said chip carrier, said circuit panel having a top surface and including a thermally conductive element having a mounting surface extending in directions parallel to said top surface; and a flowable thermally conductive material uniformly covering at least a substantial portion of said rear surface, said flowable thermally conductive material connecting said rear surface of said second chip to said mounting surface of said thermally conductive element and spacing said rear surface of said second chip from said mounting surface, such that said rear surface of said second chip thermally communicates with said circuit panel through said flowable thermally conductive material. 6. An assembly as claimed in claim 5, wherein said thermally conductive material includes solder. 7. An assembly as claimed in claim 5, wherein said thermally conductive material includes a thermally conductive paste. 8. An assembly as claimed in claim 5, wherein said second chip includes a plurality of passive electrical components. 9. An assembly as claimed in claim 5, further comprising a plurality of said second chips. 10. An assembly as claimed in 5, further comprising one or more discrete passive electrical components electrically connected to the terminals of said chip carrier. 11. An assembly as claimed in 5, further comprising a plurality of discrete passive electrical components electrically connected to at least one of said chips. 12. An assembly as claimed in claim 5, wherein said rear face of said first chip faces downwardly towards said front surface of said second chip. 13. An assembly as claimed in claim 12, further comprising leads connecting at least some of said contacts of said first chip and at least some of said contacts of said second chip. 14. An assembly as claimed in claim 12, further comprising a thermally-conductive layer between said rear face of said first chip and said front face of said second chip. 15. An assembly as claimed in claim 5, wherein said front face of said first chip faces downwardly towards said front surface of said second chip. 16. An assembly as claimed in claim 15, wherein said contacts of said first chip are bonded to said contacts of said second chip, said first chip being in thermal communication with said second chip through said bonded contacts. 17. An assembly as claimed in claim 16, further comprising a thermally conductive underfill between said first and second chips, said first chip being in thermal communication with said second chip through said underfill. 18. An assembly as claimed in claim 5, wherein said first chip is a radio frequency amplifier chip.
Reisman Arnold (Raleigh NC) Osburn Carlton M. (Cary NC) Hwang Lih-Tyng (Raleigh NC) Narayan Jagdish (Raleigh NC), Apparatus for mounting a semiconductor chip and making electrical connections thereto.
Laureanti Steven J. ; Michaud Russ ; Neitiniemi Jukka-Pekka ; Saukko Kari, Apparatus, and associated method, for shielding emi-generative components of an electrical device.
DiStefano Thomas H. ; Grube Gary W. ; Khandros Igor Y. ; Mathieu Gaetan ; Sweis Jason ; Union Laurie ; Gibson David, Connection components with frangible leads and bus.
Horton Raymond Robert ; Lanzetta Alphonso Philip ; Milewski Joseph Maryan ; Mok Lawrence S. ; Montoye Robert Kevin ; Shaukatulla Hussain, Electronic package with interconnected chips.
Kossives Dean P. ; Lotfi Ashraf W. ; Schneemeyer Lynn F. ; Steigerwald Michael L. ; Van Dover R. Bruce, Integrated circuit having a micromagnetic device including a ferromagnetic core and method of manufacture therefor.
Harvey Ian Robert ; Ehman Michael Frederick ; Harvey Malcolm Randall ; Stephenson James Craig, Integrated inductive components and method of fabricating such components.
Welland David R. ; Pavelka John B. ; Healy Edmund G., Method and apparatus for synthesizing high-frequency signals utilizing on-package oscillator circuit inductors.
Kovac Zlata (Los Gatos CA) Mitchell Craig (Santa Clara CA) Distefano Thomas H. (Monte Sereno CA) Smith John W. (Palo Alto CA), Method of fabricating compliant interface for semiconductor chip.
DiStefano Thomas H. ; Grube Gary W. ; Khandros Igor Y. ; Mathieu Gaetan ; Sweis Jason ; Union Laurie ; Gibson David, Method of making connections to a semiconductor chip assembly.
DiStefano Thomas H. ; Grube Gary W. ; Khandros Igor Y. ; Mathiew Gaetan, Methods of making semiconductor connection components with releasable load support.
Matloubian Mehran ; Macdonald Perry A. ; Rensch David B. ; Larson Lawrence E., Microwave/millimeter wave circuit structure with discrete flip-chip mounted elements.
Matloubian Mehran (Encino CA) Macdonald Perry A. (Culver City CA) Rensch David B. (Thousand Oaks CA) Larson Lawrence E. (Bethesda MD), Microwave/millimeter wave circuit structure with discrete flip-chip mounted elements, and method of fabricating the same.
Degani Yinon (Highland Park NJ) Dudderar Thomas D. (Chatham NJ) Han Byung J. (Scotch Plains NJ) Lyons Alan M. (New Providence NJ) Tai King L. (Berkeley Heights NJ), Packaging multi-chip modules without wire-bond interconnection.
Pastore John R. (Leander TX) Nomi Victor K. (Round Rock TX) Wilson Howard P. (Austin TX), Pad array semiconductor device with thermal conductor and process for making the same.
Glenn, Thomas P.; Jewler, Scott J.; Roman, David; Yee, Jae Hak; Moon, Doo Hwan, Plastic integrated circuit device package and method for making the package.
DiStefano Thomas H. (Bronxville NY) Grube Gary W. (Monroe NY) Khandros Igor Y. (Peekskill NY) Mathiew Gatan (Carmel NY), Semiconductor connection components and methods with releasable lead support.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.