[미국특허]
Selective passivation of exposed silicon
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-021/31
H01L-021/02
출원번호
US-0087212
(2005-03-23)
등록번호
US-7312164
(2007-12-25)
발명자
/ 주소
Lindgren,Joseph T.
출원인 / 주소
Micron Technology, Inc.
대리인 / 주소
TraskBritt
인용정보
피인용 횟수 :
2인용 특허 :
21
초록▼
A method for applying a passivation layer selectively on an exposed silicon surface includes use of a liquid phase solution supersaturated in silicon dioxide. The application is conducted at substantially atmospheric temperature and pressure and achieves an effective passivation layer in an abbrevia
A method for applying a passivation layer selectively on an exposed silicon surface includes use of a liquid phase solution supersaturated in silicon dioxide. The application is conducted at substantially atmospheric temperature and pressure and achieves an effective passivation layer in an abbreviated immersion time, and without subsequent heat treatment. In one embodiment, rapid coating of a wafer back side with silicon dioxide permits the use of a high-speed electroless process for plating the bond pad with a solder-enhancing material. In another embodiment, the walls of via holes and microvia holes in a silicon body may be passivated by applying the supersaturated solution prior to plugging the holes with conductive material.
대표청구항▼
What is claimed is: 1. A method for forming a passivation layer on a semiconductor device component, comprising: exposing at least a portion of at least one surface of the semiconductor device component, including at least one exposed feature comprising a semiconductor material or an oxide of the s
What is claimed is: 1. A method for forming a passivation layer on a semiconductor device component, comprising: exposing at least a portion of at least one surface of the semiconductor device component, including at least one exposed feature comprising a semiconductor material or an oxide of the semiconductor material and at least another exposed feature comprising metal, to an aqueous solution supersaturated with an oxide of the semiconductor material to deposit the oxide on the at least one exposed feature without depositing the oxide on the at least another exposed feature; and exposing at least a portion of the at least one surface to a plating solution to plate the at least another exposed feature. 2. The method of claim 1, wherein exposing at least the portion of the at least one surface to the aqueous solution comprises at least partially immersing the semiconductor device component in the aqueous solution supersaturated with the oxide. 3. The method of claim 1, wherein exposing at least the portion of the at least one surface to the plating solution comprises at least partially immersing the semiconductor device component in the plating solution. 4. The method of claim 1, wherein exposing at least the portion of at least one surface to the plating solution comprises forming a solder wettable coating on the at least another exposed feature. 5. The method of claim 1, wherein exposing at least the portion of at least one surface to the aqueous solution comprises exposing at least one surface of a fabrication substrate carrying a plurality of semiconductor devices to the aqueous solution. 6. The method of claim 1, wherein exposing at least the portion of at least one surface to the aqueous solution comprises depositing the oxide to have a thickness of about 100 Å to about 500 Å. 7. The method of claim 1, wherein exposing at least the portion of at least one surface to the aqueous solution comprises exposing the at least one surface to a solution comprising a hexafluoro acid of the semiconductor material. 8. The method of claim 7, wherein exposing at least the portion of at least one surface to the aqueous solution comprises exposing at least the portion of the at least one surface to an aqueous solution comprising a buffer to facilitate supersaturation thereof with the oxide. 9. The method of claim 8, wherein exposing at least the portion of at least one surface to the aqueous solution comprises exposing at least the portion of the least one surface to an aqueous solution buffered with boric acid. 10. The method of claim 8, wherein exposing at least the portion of at least one surface to the aqueous solution comprises exposing at least the portion of the at least one surface to an aqueous solution comprising aluminum. 11. The method of claim 8, further comprising: controlling a rate of deposition by varying a concentration of the buffer. 12. The method of claim 7, wherein exposing at least the portion of at least one surface to the aqueous solution comprises exposing at least the portion of the at least one surface to an aqueous solution comprising a hexafluorosilicic acid solution saturated with silicon dioxide, filtered to remove precipitated silicon dioxide, diluted with water, and supersaturated with silicon dioxide by the addition of boric acid. 13. The method of claim 7, wherein exposing at least the portion of at least one surface to the aqueous solution comprises exposing at least the portion of the at least one surface to an aqueous solution comprising a hexafluorosilicic acid solution which is diluted with water, saturated with silicon dioxide, filtered to remove precipitated silicon dioxide, and supersaturated with silicon dioxide by the addition of boric acid. 14. The method of claim 7, wherein exposing at least the portion of at least one surface to the aqueous solution comprises exposing at least the portion of the at least one surface to an aqueous solution comprising a hexafluorosilicic acid solution saturated with silicon dioxide, filtered to remove precipitated silicon dioxide diluted with water, and supersaturated with silicon dioxide by the addition of aluminum. 15. The method of claim 7, wherein exposing at least the portion of at least one surface to the aqueous solution comprises exposing at least the portion of the at least one surface to an aqueous solution comprising a hexafluorosilicic acid solution which is diluted with water, saturated with silicon dioxide, filtered to remove precipitated silicon dioxide, and supersaturated with silicon dioxide by the addition of aluminum. 16. The method of claim 1, wherein exposing at least the portion of at least one surface to the aqueous solution comprises exposing at least the portion of the at least one surface to an aqueous solution for about 1 minute to about 120 minutes. 17. The method of claim 1, wherein exposing at least the portion of at least one surface to the aqueous solution comprises exposing at least the portion of the at least one surface to an aqueous solution at a temperature of less than about 80째 C. 18. The method of claim 1, wherein exposing at least the portion of at least one surface to the aqueous solution comprises exposing at least the portion of the at least one surface to an aqueous solution at a temperature of less than about 50째 C. 19. The method of claim 1, wherein exposing at least the portion of at least one surface to the aqueous solution is conducted at substantially atmospheric pressure. 20. The method of claim 1, wherein exposing at least the portion of at least one surface to the plating solution comprises exposing at least the portion of the at least one surface to an electroless plating solution or an immersion plating solution. 21. The method of claim 1, wherein exposing at least the portion of at least one surface to the plating solution follows exposing at least the portion of the at least one surface to the aqueous solution. 22. The method of claim 21, wherein exposing at least the portion of at least one surface to the plating solution comprises plating the at least another exsposed feature without substantially degrading material of the at least another feature. 23. The method of claim 21, wherein exposing at least the portion of at least one surface to the plating solution comprises plating the at least another exsposed feature while conserving material of at least another feature and of the plating solution. 24. A method for passivating a surface of at least a portion of at least one aperture extending at least partially through a semiconductor substrate, comprising: exposing at least a portion of the surface of the at least one aperture to an aqueous solution supersaturated with an oxide of a semiconductor material to deposit the oxide on portions of the surface comprising a semiconductor material of the semiconductor substrate or an oxide of the semiconductor material, without passivating features on the semiconductor substrate that do not comprise the semiconductor material or the oxide thereof. 25. The method of claim 24, wherein exposing comprises at least partially immersing the semiconductor substrate in the aqueous solution. 26. The method of claim 24, wherein exposing comprises immersing the semiconductor substrate. 27. The method of claim 24, wherein exposing is effected with the aqueous solution at a temperature of about 0째 C. to about 100째 C. 28. The method of claim 24, wherein exposing is effected until a passivation layer having a thickness of about 100 Å to about 500 Å is formed on at least the portion of the surface. 29. The method of claim 24, wherein exposing comprises exposing at least the portion of the surface to an aqueous solution comprising a buffer to facilitate supersaturation of the aqueous solution with the oxide. 30. The method of claim 29, wherein exposing comprises exposing at least the portion of the surface with the buffer of the aqueous solution comprising at least one of boric acid and aluminum. 31. A method for passivating at least a portion of at least one surface of at least one aperture in a semiconductor substrate, comprising: forming the at least one aperture in the semiconductor substrate; and exposing at least the portion of the surface of at least one aperture to an aqueous solution supersaturated with an oxide of a semiconductor material to passivate a surface of the at least one aperture without passivating surfaces of features carried by the semiconductor substrate that do not comprise a semiconductor material of the semiconductor substrate or an oxide of the semiconductor material. 32. The method of claim 31, wherein exposing comprises at least partially immersing the semiconductor substrate in the aqueous solution. 33. The method of claim 31, wherein exposing comprises introducing the aqueous solution into the at least one aperture. 34. The method of claim 31, wherein exposing is effected until a passivation layer having a thickness of about 100 Å to about 500 Å is formed on at least the portion of the surface. 35. The method of claim 31, wherein exposing comprises exposing at least the portion of the at least one surface to an aqueous solution further comprising boric acid. 36. The method of claim 31, wherein exposing comprises exposing at least the portion of the at least one surface to an aqueous solution further comprising aluminum. 37. The method of claim 31, wherein exposing comprises exposing at least the portion of the at least one surface to an aqueous solution comprising a hexafluoro acid of the semiconductor material.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (21)
Cade Paul E. (Colchester VT) El-Kareh Badih (Milton VT) Kim Ick W. (St. Albans VT), Buried field shield for an integrated circuit.
Galli Carol (Odenton MD) Hsu Louis L. (Fishkill NY) Ogura Seiki (Hopewell Junction NY) Shepard Joseph F. (Hopewell Junction NY), Isolation structure using liquid phase oxide deposition.
Shell Yau-Kae (Hsinchu TWX) Hong Gary (Hsinchu TWX), Method for fabricating a field effect transistor with a self-aligned anti-punchthrough implant channel.
Suguro Kyoichi (Yokohama JPX) Okano Haruo (Tokyo JPX), Method of manufacturing a multilayered metallization structure in which the conductive layer and insulating layer are se.
Yeh Ching-Fa,TWX ; Lee Yueh-Chuan,TWX ; Su Yuh-Ching,TWX ; Wu Kwo-Hau,TWX, Method of sidewall capping for degradation-free damascene trenches of low dielectric constant dielectric by selective liquid-phase deposition.
Yeh Ching-Fa,TWX ; Lee Yueh-Chuan,TWX ; Wu Kwo-Hau,TWX ; Su Yuh-Ching,TWX, Semiconductor device having structure of copper interconnect/barrier dielectric liner/low-k dielectric trench and its fabrication method.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.