Interconnection and input/output resources for programmable logic integrated circuit devices
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-025/00
H03K-019/177
출원번호
US-0269867
(2005-11-07)
등록번호
US-7317332
(2008-01-08)
발명자
/ 주소
Ngai,Tony
Pedersen,Bruce
Shumarayev,Sergey
Schleicher,James
Huang,Wei Jen
Maruri,Victor
Patel,Rakesh
출원인 / 주소
Altera Corporation
대리인 / 주소
Ropes & Gray LLP
인용정보
피인용 횟수 :
9인용 특허 :
147
초록▼
A programmable logic integrated circuit device has a plurality of regions of programmable logic disposed on the device in a plurality of intersecting rows and columns of such regions. Interconnection resources (e.g., interconnection conductors, signal buffers/drivers, programmable connectors, etc.)
A programmable logic integrated circuit device has a plurality of regions of programmable logic disposed on the device in a plurality of intersecting rows and columns of such regions. Interconnection resources (e.g., interconnection conductors, signal buffers/drivers, programmable connectors, etc.) are provided on the device for making programmable interconnections to, from, and/or between the regions. At least some of these interconnection resources are provided in two forms that are architecturally similar (e.g., with similar and substantially parallel routing) but that have significantly different signal propagation speed characteristics. For example, a major or larger portion of such dual-form interconnection resources may have what may be termed normal signal speed, while a smaller minor portion may have significantly faster signal speed. Secondary (e.g., clock and clear) signal distribution may also be enhanced, and so may be input/output circuitry and cascade connections between adjacent or nearby logic modules on the device.
대표청구항▼
The invention claimed is: 1. A programmable logic integrated circuit device comprising: a plurality of logic regions arranged in a multi-dimensional array; and a plurality of input/output (I/O) cells located within the multi-dimensional array, wherein: at least some of the I/O cells include I/O sig
The invention claimed is: 1. A programmable logic integrated circuit device comprising: a plurality of logic regions arranged in a multi-dimensional array; and a plurality of input/output (I/O) cells located within the multi-dimensional array, wherein: at least some of the I/O cells include I/O signal communication regions; and each said I/O signal communication region is operable to receive an input signal and provide at least one output signal that comprises either a registered or an unregistered form of said input signal. 2. The device of claim 1, wherein at least a portion of the cells are arranged in a predetermined pattern. 3. The device of claim 2, wherein the predetermined pattern is a multi-dimensional array of cells spanning at least a portion of the device. 4. The device of claim 1, further comprising: a plurality of conductors extending adjacent to the cells and logic regions; and a plurality of programmable logic connectors operative to apply signals from the cells and logic regions to the conductors. 5. The device of claim 1, further comprising: a plurality of conductors extending adjacent to the cells and logic regions; and a plurality of programmable logic connectors operative to apply signals from the conductors to the cells and logic regions. 6. The device of claim 1, further comprising: a plurality of conductors extending adjacent to the cells and logic regions; and a plurality of I/O signal communication regions located within the multi-dimensional array and operative to supply signals received by the I/O signal communication regions to the conductors. 7. The device of claim 1, further comprising: signal communication regions disposed within the multi-dimensional array of logic regions in a center portion of the device. 8. The device of claim 7, wherein the signal communication regions receive clock signals. 9. The device of claim 1, wherein at least one of the I/O cells is disposed in a center portion of the device. 10. A programmable logic integrated circuit device, comprising: a plurality of logic regions arranged in predetermined groups of the logic regions; and a plurality of I/O regions disposed between the predetermined groups of logic regions; wherein: at least some of the I/O regions include I/O signal communication regions; and each said I/O signal communication region is operable to receive an input signal and provide at least one output signal that comprises either a registered or an unregistered form of said input signal. 11. The device of claim 10, further comprising: signal communication regions disposed between the predetermined groups of logic regions in a center portion of the device. 12. The device of claim 11, wherein the signal communication regions receive clock signals. 13. The device of claim 11, wherein the signal communication regions receive input signals. 14. The device of claim 11, further comprising: a plurality of conductors coupled to the signal communication regions. 15. The device of claim 14, wherein the conductors are operative to convey signals to the logic regions and the I/O regions. 16. The device of claim 10, wherein a predetermined group of logic regions includes a column of logic regions. 17. The device of claim 16, wherein a portion of the I/O regions is disposed as a column of I/O regions between columns of logic regions. 18. The device of claim 1, wherein each said I/O signal communication region is further operable to provide one of: two registered forms of said input signal, one registered form and one unregistered form of said input signal, and two unregistered forms of at said input signal. 19. The device of claim 1, wherein said input signal comprises a signal provided by another I/O signal communication region. 20. The device of claim 10, wherein each said I/O signal communication region is further operable to provide one of: two registered forms of said input signal, one registered form and one unregistered form of said input signal, or two unregistered forms of at said input signal. 21. The device of claim 10, wherein said input signal comprises a signal provided by another I/O signal communication region.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (147)
Sung Chiakang (Milpitas CA) Chang Wanli (Saratoga CA) Huang Joseph (San Jose CA), Apparatus for serial reading and writing of random access memory arrays.
Rose Jonathan (215 Howland Avenue Toronto CAX M5R 3B7) Betz Vaughn (10 Passy Crescent North York CAX M3J 3K9), Complementary architecture for field-programmable gate arrays.
Chang Norman H. (Fremont CA) Chang Keh-Jeng (Sunnyvale CA) Lee Keunmyung (Redwood City CA) Oh Soo-Young (Fremont CA), Computer-aided design methods and apparatus for multilevel interconnect technologies.
Freeman ; deceased Ross H. (late of San Jose CA by Dennis Hersey ; executor), Configurable electrical circuit having configurable logic elements and configurable interconnects.
Young Steven P. ; Bapat Shekhar ; Chaudhary Kamal ; Bauer Trevor J. ; Iwanczuk Roman, Configurable logic element with ability to evaluate five and six input functions.
Reddy Srinivas T. ; Lane Christopher F. ; Mejia Manuel ; Cliff Richard G. ; Veenstra Kerry, Dual-port programmable logic device variable depth and width memory array.
DeHon Andre ; Knight ; Jr. Thomas F. ; Tau Edward ; Bolotski Michael ; Eslick Ian ; Chen Derrick ; Brown Jeremy, Dynamically programmable gate array with multiple contexts.
Tavana Danesh (Mountain View CA) Yee Wilson K. (Tracy CA) Holen Victor A. (Saratoga CA), FPGA architecture with repeatable tiles including routing matrices and logic matrices.
Casselman Steven Mark (Reseda CA), FPGA virtual computer for executing a sequence of program instructions by successively reconfiguring a group of FPGA in.
Agrawal Om P. (San Jose CA) Landers George H. (Mountain View CA) Schmitz Nicholas A. (Cupertino CA) Moench Jerry D. (Austin TX) Ilgenstein Kerry A. (Austin TX), Family of multiple segmented programmable logic blocks interconnected by a high speed centralized switch matrix.
Steele Randy Charles ; Chinnow ; Jr. Duane H., Field programmable gate array with high speed SRAM based configurable function block configurable as high performance logic or block of SRAM.
Plants William C. (Santa Clara CA) Kaptanoglu Sinan (San Carlos CA) Lien Jung-Cheun (San Jose CA) Chan King W. (Los Altos CA) El-Ayat Khaled A. (Cupertino CA), Flexible FPGA input/output architecture.
Ho Walford W. (Saratoga CA) Chen Chao-Chiang (Cupertino CA) Yang Yuk Y. (Foster City CA), Hierarchically-structured programmable logic array and system for interconnecting logic elements in the logic array.
Pedersen Bruce B. (Santa Clara CA) Chiang David (Saratoga CA) Heile Francis B. (Santa Clara CA) McClintock Cameron (Mountain View CA) So Hock-Chuen (Redwood City CA) Watson James A. (Santa Clara CA), High-density erasable programmable logic device architecture using multiplexer interconnections.
Andrews William B. ; Britton Barry K. ; Hickey Thomas J. ; Modo Ronald T. ; Nguyen Ho T. ; Schadt Lorraine L. ; Singh Satwant, Hybrid programmable gate arrays.
Agrawal Om P. ; Sharpe-Geisler Bradley A. ; Tobey John D. ; Tran Giap H., Input/output block (IOB) connections to MaxL lines, nor lines and dendrites in FPGA integrated circuits.
Pierce Kerry M. (Canby OR) Erickson Charles R. (Fremont CA) Huang Chih-Tsung (Burlingame CA) Wieland Douglas P. (Sunnyvale CA), Interconnect architecture for field programmable gate array using variable length conductors.
Tony Ngai ; Bruce Pedersen ; Sergey Shumarayev ; James Schleicher ; Wei-Jen Huang ; Michael Hutton ; Victor Maruri ; Rakesh Patel ; Peter J. Kazarian ; Andrew Leaver ; David W. Mendel ; Ji, Interconnection and input/output resources for programmable logic integrated circuit devices.
Noto Richard (Maple Shade NJ) Smith David C. (Williamstown NJ), Logic cell placement method in computer-aided-customization of universal arrays and resulting integrated circuit.
Cliff Richard G. (Santa Clara CA) Cope L. Todd (San Jose CA) Veenstra Kerry (Concord CA) Pedersen Bruce B. (Santa Clara CA), Look up table implementation of fast carry for adders and counters.
Lane Christopher F. (Campbell CA) Reddy Srinivas T. (Santa Clara CA) Wang Bonnie I. (Cupertino CA), Means and apparatus to minimize the effects of silicon processing defects in programmable logic devices.
Chan Andrew K. (Palo Alto CA) Birkner John M. (Portola Valley CA) Chua Hua-Thye (Los Altos Hills CA), Programmable application specific integrated circuit and logic cell therefor.
McCollum John L. (Saratoga CA) El Gamal Abbas A. (Palo Alto CA) Greene Jonathan W. (Palo Alto CA), Programmable interconnect architecture having interconnects disposed above function modules.
Pass Christopher J. ; Sansbury James D. ; Madurawe Raminda U. ; Turner John E. ; Patel Rakesh H. ; Wright Peter J., Programmable interconnect junction.
Hartmann Robert F. (San Jose CA) Chan Yiu-Fai (Saratoga CA) Frankovich Robert (Cupertino CA) Ou Jung-Hsing (Sunnyvale CA), Programmable logic array device using EPROM technology.
Hartmann Robert F. (San Jose CA) Wong Sau-Ching (Hillsborough CA) Chan Yiu-Fai (Saratoga CA) Ou Jung-Hsing (Sunnyvale CA), Programmable logic array device using EPROM technology.
Hartmann Robert F. (San Jose CA) Wong Sau-Ching (Hillsborough CA) Chan Yiu-Fai (Saratoga CA) Ou Jung-Hsing (Sunnyvale CA), Programmable logic array device using EPROM technology.
Leong William W. (San Francisco CA) Cliff Richard G. (Milpitas CA) McClintock Cameron (Mountain View CA), Programmable logic array device with grouped logic regions and three types of conductors.
McClintock Cameron (Mountain View CA) Leong William (San Francisco CA) Cliff Richard G. (Milpitas CA) Ahanin Bahram (Cupertino CA), Programmable logic array devices with interconnect lines of various lengths.
Cliff Richard G. (Santa Clara CA) Ahanin Bahram (Cupertino CA) Lytle Craig S. (Palo Alto CA) Heile Francis B. (Santa Clara CA) Pedersen Bruce B. (Santa Clara CA) Veenstra Kerry (San Jose CA), Programmable logic array having local and long distance conductors.
Cliff Richard G. (Milpitas CA) Reddy Srinivas T. (Santa Clara CA) Raman Rina (Fremont CA) Cope L. Todd (San Jose CA) Huang Joseph (San Jose CA) Pedersen Bruce B. (San Jose CA), Programmable logic array integrated circuit devices.
Cliff Richard G. ; Heile Francis B. ; Huang Joseph ; Lane Christopher F. ; Lee Fung Fung ; McClintock Cameron ; Mendel David W. ; Ngo Ninh D. ; Pedersen Bruce B. ; Reddy Srinivas T. ; Sung Chiakang ;, Programmable logic array integrated circuit devices with interleaved logic array blocks.
Lytle Craig S. (Mountain View CA) Faria Donald F. (San Jose CA), Programmable logic array integrated circuit incorporating a first-in first-out memory.
Cliff Richard G. (Milpitas CA) Cope L. Todd (San Jose CA) McClintock Cameron R. (Mountain View CA) Leong William (San Fransisco CA) Watson James A. (Santa Clara CA) Huang Joseph (San Jose CA) Ahanin , Programmable logic array integrated circuits.
Cliff Richard G. ; Cope L. Todd ; McClintock Cameron ; Leong William ; Watson James Allen ; Huang Joseph ; Ahanin Bahram ; Sung Chiakang ; Chang Wanli, Programmable logic array integrated circuits.
Lee Fung Fung ; Cliff Richard G. ; Cope L. Todd,MYX ; McClintock Cameron R. ; Leong William ; Watson James A. ; Huang Joseph ; Ahanin Bahram, Programmable logic array integrated circuits.
Cliff Richard G. (Milpitas CA) Ahanin Bahram (Cupertino CA), Programmable logic array integrated circuits with cascade connections between logic modules.
Leong William (San Francisco CA) McClintock Cameron (Mountain View CA) Cliff Richard G. (Milpitas CA), Programmable logic array integrated circuits with interconnection conductors of overlapping extent.
McClintock Cameron (Mountain View CA) Cliff Richard G. (Milpitas CA) Leong William (San Francisco CA), Programmable logic array integrated circuits with segmented, selectively connectable, long interconnection conductors.
Camarota Rafael C. (San Jose CA) Furtek Frederick C. (Menlo Park CA) Ho Walford W. (Saratoga CA) Browder Edward H. (Saratoga CA), Programmable logic cell and array.
Camarota Rafael C. (San Jose CA) Furtek Frederick C. (Menlo Park CA) Ho Walford W. (Saratoga CA) Browder Edward H. (Saratoga CA), Programmable logic cell and array with bus repeaters.
Jefferson David E. ; McClintock Cameron ; Schleicher James ; Lee Andy L. ; Mejia Manuel ; Pedersen Bruce B. ; Lane Christopher F. ; Cliff Richard G. ; Reddy Srinivas T., Programmable logic device architecture with super-regions having logic regions and a memory region.
Cliff Richard G. ; Heile Francis B. ; Huang Joseph ; Lee Fung Fung ; McClintock Cameron ; Mendel David W. ; Pedersen Bruce B. ; Reddy Srinivas T. ; Sung Chiakang ; Veenstra Kerry ; Wang Bonnie I., Programmable logic device architectures.
Tony K. Ngai ; Rakesh H. Patel ; Srinivas T. Reddy ; Richard G. Cliff, Programmable logic device having embedded dual-port random access memory configurable as single-port memory.
Ahanin Bahram (Cupertino CA) Balicki Janusz K. (San Jose CA) Kiani Khusrow (Oakland CA) Leong William (San Francisco CA) Li Ken-Ming (Santa Clara CA) Nouban Bezhad (Fremont CA), Programmable logic device having fast programmable logic array blocks and a central global interconnect array.
Patel Rakesh H. (Santa Clara CA) Turner John E. (Santa Cruz CA) Wong Myron W. (San Jose CA), Programmable logic device having multiplexers and demultiplexers randomly connected to global conductors for interconnec.
Trimberger Stephen M. ; Carberry Richard A. ; Johnson Robert Anders ; Wong Jennifer, Programmable logic device including configuration data or user data memory slices.
Wong Sau-Ching (Hillsborough CA) So Hock-Chuen (Milpitas CA) Kopec ; Jr. Stanley J. (San Jose CA) Hartmann Robert F. (San Jose CA), Programmable logic device with array blocks connected via programmable interconnect.
Wong Sau-Ching (Hillsborough CA) So Hock-Chuen (Milpitas CA) Kopec ; Jr. Stanley J. (San Jose CA) Hartmann Robert F. (San Jose CA), Programmable logic device with array blocks with programmable clocking.
Trimberger Stephen M. ; Carberry Richard A. ; Johnson Robert Anders ; Wong Jennifer, Programmable logic device with hierarchical confiquration and state storage.
Reddy Srinivas T. ; Cliff Richard G. ; Lane Christopher F. ; Zaveri Ketan H. ; Mejia Manuel M. ; Jefferson David ; Pedersen Bruce B. ; Lee Andy L., Programmable logic device with hierarchical interconnection resources.
Costello John C. (San Jose CA) Patel Rakesh H. (Santa Clara CA), Programmable logic device with logic block outputs coupled to adjacent logic block output multiplexers.
Pedersen Bruce B. (Santa Clara CA) Cliff Richard G. (Santa Clara CA) Ahanin Bahram (Cupertino CA) Lytle Craig S. (Palo Alto CA) Heile Francis B. (Santa Clara CA) Veenstra Kerry S. (Concord CA), Programmable logic element interconnections for programmable logic array integrated circuits.
Hartmann Robert F. (San Jose CA) Chan Yiu-Fai (Saratoga CA) Frankovich Robert J. (Cupertino CA) Ou Jung-Hsing (Sunnyvale CA) So Hock C. (Milpitas CA) Wong Sau-Ching (Hillsborough CA), Programmable macrocell using eprom or eeprom transistors for architecture control in programmable logic circuits.
Harvey Ian E. (El Toro CA) Malinowski Christopher W. (Melbourne Beach FL), Programmable speed/power arrangement for integrated devices having logic matrices.
Sung Chiakang ; Huang Joseph ; Chang Wanli, Programming and verification address generation for random access memory blocks in programmable logic array integrated c.
Sung Chiakang (Milpitas CA) Chang Wanli (Saratoga CA) Huang Joseph (San Jose CA) Cliff Richard G. (Milpitas CA), Random access memory block circuitry for programmable logic array integrated circuit devices.
Kazarian Peter J. (Cupertino CA) Pedersen Bruce B. (San Jose CA) Heile Francis B. (Santa Clara CA) Mendel David Wolk (Sunnyvale CA), Routing connections for programmable logic array integrated circuits.
Trimberger Stephen M. (San Jose CA) Carberry Richard A. (Los Gatos CA) Johnson Robert Anders (San Jose CA) Wong Jennifer (Fremont CA), Time multiplexed programmable logic device.
Elgamal Abbas (Palo Alto CA) El-Ayat Khaled A. (Cupertino CA) Mohsen Amr (Saratoga CA), User programmable integrated circuit interconnect architecture and test method.
Garverick Tim (Cupertino CA) Sutherland Jim (Sunnyvale CA) Popli Sanjay (Sunnyvale CA) Alturi Venkata (Sunnyvale CA) Smith ; Jr. Arthur (San Carlos CA) Pickett Scott (Los Gatos CA) Hawley David (Belm, Versatile and efficient cell-to-local bus interface in a configurable logic array.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.