Double bumping of flexible substrate for first and second level interconnects
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-021/44
H01L-021/02
출원번호
US-0829778
(2004-04-22)
등록번호
US-7320933
(2008-01-22)
발명자
/ 주소
Lee,Teck Kheng
Lee,Kian Chai
Khoo,Sian Yong
출원인 / 주소
Micron Technology, Inc.
대리인 / 주소
TraskBritt
인용정보
피인용 횟수 :
6인용 특허 :
165
초록▼
An apparatus and method for improving the yield and reducing the cost of forming a semiconductor device assembly. An interposer substrate is formed with interconnections in the form of conductive bumps on both a first surface and a second surface to provide a respective first level interconnect and
An apparatus and method for improving the yield and reducing the cost of forming a semiconductor device assembly. An interposer substrate is formed with interconnections in the form of conductive bumps on both a first surface and a second surface to provide a respective first level interconnect and a second level interconnect for a semiconductor die to be mounted to the interposer substrate. The conductive bumps and conductive elements may be formed simultaneously by a plating process. The conductive bumps on the first surface are arranged to correspond with bond pads of a semiconductor die for the first level interconnect. The conductive bumps on the second surface are configured to correspond with a terminal pad pattern of a carrier substrate or other higher-level packaging.
대표청구항▼
What is claimed is: 1. A method of forming an interposer substrate having a first level interconnect and a second level interconnect, the method comprising: plating conductive bumps associated with a first major surface of a substantially planar interposer substrate body in a pattern for the first
What is claimed is: 1. A method of forming an interposer substrate having a first level interconnect and a second level interconnect, the method comprising: plating conductive bumps associated with a first major surface of a substantially planar interposer substrate body in a pattern for the first level interconnect and conductive bumps associated with a second major surface of the interposer substrate body in a pattern for the second level interconnect to at least one conductive line carried by the interposer substrate body, plating comprising plating the conductive bumps associated with at least one of the first major surface and the second major surface in at least some through holes of a plurality of through holes in the interposer substrate body; providing conductive paste within at least one through hole of the plurality of through holes; and providing a conductive ball at least partially within the conductive paste, the conductive ball protruding from at least one of the first major surface and the second major surface of the interposer substrate body. 2. The method of claim 1, wherein plating conductive bumps comprises simultaneously plating the conductive bumps associated with the first major or surface and the conductive bumps associated with the second major surface. 3. The method of claim 1, further comprising forming a plurality of conductive lines over at least one of the first major surface and the second major surface of the interposer substrate body and extending between at least one through hole of plurality of through holes and at least one of the conductive bumps associated with at least one of the first major surface and the second major surface of the interposer substrate body. 4. The method of claim 1, wherein plating comprises at least one of an electrolytic plating process and an electroless plating process. 5. The method of claim 4, wherein plating further comprises plating the conductive bumps associated with the first major surface and the conductive bumps associated with the second major surface from conductive materials comprising at least one of copper, nickel, chromium, zinc, brass, cadmium, silver, tin and gold. 6. The method of claim 4, wherein plating further comprises forming at least some of the conductive bumps associated with the first major surface and the conductive bumps associated with the second major surface from multiple layers of conductive materials comprising at least one of copper, nickel, chromium, zinc, brass, cadmium, silver, tin, lead and gold. 7. The method of claim 2, wherein simultaneously plating comprises configuring the conductive bumps associated with the first major surface to protrude from the first major surface of the substantially planar interposer substrate body. 8. The method of claim 7, further comprising disposing a preformed conductive element on at least some of the conductive bumps plated in the at least some through holes of the plurality of through holes to cause each preformed conductive element to protrude from at least one of the first major surface and the second major surface of the substantially planar interposer substrate body. 9. The method according to claim 1, wherein plating further comprises forming at least one of the conductive bumps associated with one of the first major surface and the second major surface laterally abutting an end of the at least one conductive line. 10. A method of assembling a semiconductor device assembly, the method comprising: plating conductive bumps associated with a first major surface of an interposer substrate and conductive bumps associated with a second major surface of the interposer substrate to at least one conductive line carried by the interposer substrate, plating comprising plating the conductive bumps associated with at least one of the first major surface and the second major surface in at least some through holes of a plurality of through holes extending through the interposer substrate; providing conductive paste within at least one through hole of the plurality of through holes; providing a conductive ball at least partially within the conductive paste, the conductive ball protruding from at least one of the first major surface and the second major surface of the interposer substrate; and electrically connecting bond pads of at least one semiconductor die to the conductive bumps associated with at least one of the first major surface and the second major surface of the interposer substrate. 11. The method of claim 10, further comprising disposing a dielectric filler material between the at least one semiconductor die and the interposer substrate. 12. The method of claim 11, wherein disposing dielectric filler material comprises dispensing the dielectric filler material in flowable form to fill a gap between the at least one semiconductor die and the interposer substrate. 13. The method of claim 12, wherein disposing dielectric filler material comprises disposing a nonflowable dielectric filler material between the at least one semiconductor die and the interposer substrate. 14. The method of claim 13, further comprising selecting the nonflowable dielectric filler material from the group consisting of a nonconductive film and an anisotropically conductive film. 15. The method of claim 10, wherein electrically connecting bond pads of at least one semiconductor die to the conductive bumps comprises electrically connecting bond pads of each of a plurality of semiconductor dice to the conductive bumps associated with at least one of the first major surface and the second major surface of the interposer substrate. 16. The method of claim 10, further comprising encapsulating a back surface of the at least one semiconductor die with an encapsulation material. 17. A method of forming an interposer substrate having a first level interconnect and a second level interconnect, the method comprising: providing a substantially planar interposer substrate body having a first major surface and a second major surface; providing at least one conductive line carried by the interposer substrate body; forming at least one through hole through the interposer substrate body to the at least one conductive line; plating at least one conductive bump associated with the first major surface of the interposer substrate body to the at least one conductive line; providing conductive paste within the at least one through hole; and providing a conductive ball at least partially within the conductive paste, the conductive ball protruding from the second major surface of the interposer substrate body. 18. The method of claim 17, wherein plating at least one conductive bump comprises: plating a first conductive bump to a first surface of the at least one conductive line; and plating a second conductive bump to a second surface of the at least one conductive line; wherein providing conductive paste comprises providing the conductive paste within the at least one through hole over the second conductive bump. 19. The method of claim 18, wherein plating at least one conductive bump comprises simultaneously plating the first conductive bump and the second conductive bump.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (165)
Brand J. Michael, Apparatus for filling a gap between spaced layers of a semiconductor.
Lan James J. D. ; Chiang Steve S. ; Wu Paul Y. F. ; Shepherd William H. ; Xie John Y. ; Jiang Hang, Ball grid array structure and method for packaging an integrated circuit chip.
Satoshi Imasu JP; Ikuo Yoshida JP; Norio Kishikawa JP; Yoshiyuki Kado JP; Kazuyuki Taguchi JP; Takahiro Naito JP; Toshihiko Sato JP, Electronic device and a method of manufacturing the same.
Trabucco Robert T. (Los Altos CA), Fabrication of a dissolvable film carrier containing conductive bump contacts for placement on a semiconductor device pa.
Takayama Yoshinari,JPX ; Ouchi Kazuo,JPX ; Hino Atsushi,JPX, Film carrier for fine-pitched and high density mounting and semiconductor device using same.
Brodsky William Louis ; Kehley Glenn Lee ; Myrto Glenn Edward ; Sherman John Henry, Flexible circuitized interposer with apertured member and method for making same.
Olson William L. (Lindenhurst IL) Currier David W. (Algonquin IL) Klosowiak Tomasz L. (Glenview IL) Fulcher Mark (Hanover Park IL), Flexible substrate folded in a U-shape with a rigidizer plate located in the notch of the U-shape.
Mukerji Prosanto K. ; Thomas Ronald E. ; Hawkins George W. ; Srinivasan Rajesh ; Bosch Colin B. ; Knapp James H. ; Norton Laura J. ; Seddon Michael J., Flexible substrate for packaging a semiconductor component.
Lance ; Jr. James George (Lake Worth FL) Doot Robert Kenneth (Boynton Beach FL) Wahlfrid Karl Marcus (Delray Beach FL), Flip underfill injection technique.
Panchou Karen A. ; Newton Charles M. ; Rosier Charles D., Integrated circuit package for flip chip with alignment preform feature and method of forming same.
Frankowsky, Gerd; Hedler, Harry; Irsigler, Roland; Meyer, Thorsten; Vasquez, Barbara, Method for producing an electronic component having a plurality of chips that are stacked one above the other and contact-connected to one another.
Bentlage Mark Rudolf ; Fallon Kenneth Michael ; White Lawrence Harold, Method of making electronic module with multiple solder dams in soldermask window.
Chong Ku Ho ; Crockett ; Jr. Charles Hayden ; Dunn ; deceased Stephen Alan ; Hoebener Karl Grant ; McMaster Michael George, Method of manufacturing a multiple layer circuit board die carrier with fine dimension stacked vias.
Lee, Teck Kheng, Method of manufacturing microelectronic devices, including methods of underfilling microelectronic components through an underfill aperture.
Dromgoole Douglas John ; Feygenson Anatoly ; Frye Robert Charles ; Lotfi Ashraf Wagih ; Tai King Lien, Multi-chip modules with isolated coupling between modules.
Schueller Randolph Dennis ; Geissinger John David ; Plepys Anthony Raymond ; Evans Howard Edwin, Multi-layer interconnect sutructure for ball grid arrays.
Booth Richard B. (Wappingers Falls NY) Gephard Robert H. (Poughkeepsie NY) Gremban Bradley S. (Lake Katrine NY) Poetzinger Janet E. (Rochester MN) Shen David T. (Poughkeepsie NY), Parallel process interposer (PPI).
Khandros Igor Y. (Peekskill NY) DiStefano Thomas H. (Bronxville NY), Semiconductor chip assemblies with face-up mounting and rear-surface connection to substrate.
Nakamura Atsushi,JPX ; Nishi Kunihiko,JPX, Semiconductor device having an improved connection arrangement between a semiconductor pellet and base substrate electro.
Tarun Verma ; Larry Anderson ; Jon Long ; Bruce Pedersen, Semiconductor package with universal substrate for electrically interfacing with different sized chips that have different logic functions.
Ko, Yeong Beom; Kim, Jin Han; Kim, Dong Jin; Kim, Do Hyung; Rinne, Glenn, Manufacturing method of semiconductor device and semiconductor device thereof.
Ko, Yeong Beom; Kim, Jin Han; Kim, Dong Jin; Kim, Do Hyung; Rinne, Glenn, Manufacturing method of semiconductor device and semiconductor device thereof.
Ko, Yeong Beom; Kim, Jin Han; Kim, Dong Jin; Kim, Do Hyung; Rinne, Glenn, Manufacturing method of semiconductor device and semiconductor device thereof.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.