[미국특허]
Field effect transistors (FETs) having multi-watt output power at millimeter-wave frequencies
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-029/739
H01L-029/66
출원번호
US-0005423
(2004-12-06)
등록번호
US-7355215
(2008-04-08)
발명자
/ 주소
Parikh,Primit
Wu,Yifeng
Saxler,Adam William
출원인 / 주소
Cree, Inc.
대리인 / 주소
Myers Bigel Sibley & Sajovec
인용정보
피인용 횟수 :
9인용 특허 :
63
초록▼
High electron mobility transistors (HEMT) are provided having an output power of greater than 3.0 Watts when operated at a frequency of at least 30 GHz. The HEMT has a power added efficiency (PAE) of at least about 20 percent and/or a gain of at least about 7.5 dB. The total width of the HEMT is les
High electron mobility transistors (HEMT) are provided having an output power of greater than 3.0 Watts when operated at a frequency of at least 30 GHz. The HEMT has a power added efficiency (PAE) of at least about 20 percent and/or a gain of at least about 7.5 dB. The total width of the HEMT is less than about 6.0 mm.
대표청구항▼
That which is claimed is: 1. A high electron mobility transistor (HEMT), comprising: a T-gate contact having a top portion and a base portion, a length of the top portion of the T gate contact being about 0.7 μm and a length of the base portion of the T gate contact being about 0.2 μm, wh
That which is claimed is: 1. A high electron mobility transistor (HEMT), comprising: a T-gate contact having a top portion and a base portion, a length of the top portion of the T gate contact being about 0.7 μm and a length of the base portion of the T gate contact being about 0.2 μm, wherein the HEMT has an output power of greater than 3.0 Watts when operated at a frequency of at least 30 GHz. 2. The HEMT of claim 1 having a power added efficiency (PAE) of at least about 20 percent. 3. The HEMT of claim 2 having a gain of at least about 7.5 dB. 4. The HEMI of claim 3 wherein the HEMT has a total width of less than about 6.0 mm. 5. The HEMT of claim 2 wherein the HEMT has a total width of less than about 6.0 mm. 6. The HEMT of claim 1 having a gain of at least about 7.5 dB. 7. The HEMT of claim 1 wherein the HEMT has a total width of less than about 6.0 mm. 8. The HEMT of claim 1 having an output power of at least about 3.6 Watts when operated at a frequency of about 30 GHz. 9. The HEMT of claim 8 having a power added efficiency (PAE) of at least about 26 percent and a gain of at least about 6 dB. 10. The HEMT of claim 1 having an output power of at least about 3.45 Watts when operated at a frequency of about 35 GHz. 11. The HEMT of claim 10 having a power added efficiency (PAE) of about 22 percent and a gain of at least about 4.9 dB. 12. The HEMT of claim 1, wherein the HEMT comprises a Group III-nitride based HEMT. 13. The HEMT of claim 1, wherein the HEMT comprises: a GaN channel layer; an AlN layer on the GaN channel layer; an AlGaN layer on the AlN layer, wherein the T-gate contact is on the AlGaN layer; an insulating layer on a surface of the HEMT; and source and drain contacts on the AlGaN layer. 14. The HEMT of claim 13, wherein the insulating layer comprises a silicon nitride (SiN) passivation layer. 15. The HEMT of claim 13, wherein the HEMT further comprises an air-bridge on the HEMT. 16. The HEMT of claim 15, further comprising fourteen gate fingers. 17. The HEMT of claim 1, further comprising: spaced apart source and drain contacts, the T-gate contact being between the source and drain contacts, wherein a distance from the gate contact to the source contact is about 0.7 μm and wherein a distance from the gate contact to the drain contact is about 2.0 μm. 18. The HEMT of claim 1, wherein wings of the T-gate contact extend out about 0.25 μm from the base of the T-gate. 19. A field effect transistor (FET), comprising: a T-gate contact having a top portion and a base portion, a length of the top portion of the T gate contact being about 0.7 μm and a length of the base portion of the T gate contact being about 0.2 μm, wherein the FET has a total width of less than about 6.0 mm and an output power greater than 3.0 Watts when operated at a frequency of at least 30 GHz. 20. The FET of claim 19, wherein the FET comprises a Group III-nitride based FET. 21. The FET of claim 20, wherein the FET comprises a high electron mobility transistor (HEMT). 22. The FET of claim 21 having a power added efficiency (PAE) of at least about 20 percent. 23. The FET of claim 21 having a gain of at least about 7.5 dB. 24. The FET of claim 21 having a gain of at least about 7.5 dB. 25. The FET of claim 21 having an output power of about 3.6 Watts when operated at a frequency of about 30 GHz. 26. The FET of claim 24 having a power added efficiency (PAE) of about 26 percent and a gain of at least about 6 dB. 27. The FET of claim 21 having an output power of about 3.45 Watts when operated at a frequency of about 35 GHz. 28. The FET of claim 27 having a power added efficiency (PAE) of about 22 percent and a gain of at least about 4.9 dB. 29. The FET of claim 21, wherein the FET comprises: a GaN channel layer; an AlN layer on the GaN channel layer; an AlGaN layer on the AlN layer, wherein the T-gate contact is on the AlGaN layer; an insulating layer on a surface of the FET; and source and drain contacts on the AlGaN layer. 30. The FET of claim 29, wherein the insulating layer comprises a silicon nitride (SiN) passivation layer. 31. The FET of claim 29, wherein the FET further comprises an air-bridge on the FET. 32. The FET of claim 31, further comprising fourteen gate fingers. 33. The FET of claim 19, further comprising: spaced apart source and drain contacts, the T-gate contact being between the source and drain contacts, wherein a distance from the gate contact to the source contact is about 0.7 μm and wherein a distance from the gate contact to the drain contact is about 2.0 μm. 34. The FET of claim 19, wherein wings of the T-gate contact extend out about 0.25 μm from the base of the T-gate. 35. A field effect transistor (FET), comprising: a T-gate contact having a top portion and a base portion, a length of the top portion of the T gate contact being about 0.7 μm and a length of the base portion of the T gate contact being about 0.2 μm, wherein the FET has a total width of less than about 6.0 mm and a gain of at least about 7.5 dB when operated at a frequency of greater than about 30 GHz. 36. The FET of claim 35, wherein the FET comprises a Group III-nitride based FET. 37. The FET of claim 36, wherein the FET comprises a high electron mobility transistor (HEMT). 38. The FET of claim 37 having a power added efficiency (PAB) of at least about 20 percent. 39. The FET of claim 38 having an output power of greater than 3.0 Watts. 40. The FET of claim 37 having an output power of greater than 3.0 Watts. 41. The FET of claim 37 having an output power of about 3.6 Watts when operated at a frequency of about 30 GHz. 42. The FET of claim 41 having a power added efficiency (PAE) of about 26 percent and a gain of at least about 6 dB. 43. The FET of claim 37 having an output power of about 3.45 Watts when operated at a frequency of about 35 GHz. 44. The FET of claim 43 having a power added efficiency (PAE) of about 22 percent and a gain of at least about 4.9 dB. 45. The FET of claim 44, wherein the FET further comprises an air-bridge on the FET. 46. The FET of claim 45, further comprising fourteen gate fingers. 47. The FET of claim 37, wherein the FET comprises: a GaN channel layer; an AlN layer on the GaN channel layer; an AlGaN layer on the AlN layer, wherein the T-gate contact is on the AlGaN layer; an insulating layer on a surface of the FET; and source and drain contacts on the AlGaN layer. 48. The FET of claim 47, wherein the insulating layer comprises a silicon nitride (SiN) passivation layer. 49. The FET of claim 35, further comprising: spaced apart source and drain contacts, the T-gate contact being between the source and drain contacts, wherein a distance from the gate contact to the source contact is about 0.7 μm and wherein a distance from the gate contact to the drain contact is about 2.0 μm. 50. The FET of claim 35, wherein wings of the T-gate contact extend out about 0.25 μm from the base of the T-gate.
Smith, Richard Peter, Aluminum gallium nitride/gallium nitride high electron mobility transistors having a gate contact on a gallium nitride based cap segment.
Edmond John A. (Apex NC) Dmitriev Vladimir (Fuquay-Varina NC) Irvine Kenneth (Cary NC), Buffer structure between silicon carbide and gallium nitride and resulting semiconductor devices.
Linthicum, Kevin J.; Gehrke, Thomas; Davis, Robert F., Gallium nitride semiconductor structures fabricated by pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on weak posts.
Davis Robert F. ; Nam Ok-Hyun,KRX ; Zheleva Tsvetanka ; Bremser Michael D., Gallium nitride semiconductor structures including a lateral gallium nitride layer that extends from an underlying gallium nitride layer.
Davis, Robert F.; Nam, Ok-Hyun; Zheleva, Tsvetanka; Bremser, Michael D., Gallium nitride semiconductor structures including lateral gallium nitride layers.
Nguyen Loi D. (Agoura Hills CA) Delaney Michael J. (Thousand Oaks CA) Larson Lawrence E. (Santa Monica CA) Mishra Umesh K. (Cary NC), Hemt structure with passivated donor layer.
Khan Muhammed A. (White Bear Lake) VanHove James M. (Eagan) Kuznia Jon N. (Fridley) Olson Donald T. (Circle Pines MN), High electron mobility transistor with GaN/AlxGa1-xN heterojunctions.
Thomas Gehrke ; Kevin J. Linthicum ; Robert F. Davis ; Darren B. Thomson, High temperature pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on sapphire substrates.
Schetzina Jan Frederick, Integrated heterostructures of group III-V nitride semiconductor materials including epitaxial ohmic contact comprising multiple quantum well.
Fiordalice Robert W. (Austin TX) Maniar Papu D. (Austin TX) Klein Jeffrey L. (Austin TX) Roman Bernard J. (Austin TX), Method for forming a plug and semiconductor device having the same.
Kong Hua-Shuang (Raleigh NC) Carter ; Jr. Calvin H. (Cary NC), Method of improving mechanically prepared substrate surfaces of alpha silicon carbide for deposition of beta silicon car.
Khan Muhammad A. (White Bear Lake MN) VanHove James M. (Eagan MN) Kuznia Jon N. (Fridley MN) Olson Donald T. (Circle Pines MN), Method of making a high electron mobility transistor.
Linthicum, Kevin J.; Gehrke, Thomas; Davis, Robert F.; Thomson, Darren B.; Tracy, Kieran M., Methods of fabricating gallium nitride microelectronic layers on silicon layers.
Linthicum Kevin J. ; Gehrke Thomas ; Davis Robert F. ; Thomson Darren B. ; Tracy Kieran M., Methods of fabricating gallium nitride microelectronic layers on silicon layers and gallium nitride microelectronic structures formed thereby.
Davis, Robert F.; Nam, Ok-Hyun; Zheleva, Tsvetanka; Bremser, Michael D., Methods of fabricating gallium nitride semiconductor layers by lateral overgrowth.
Linthicum, Kevin J.; Gehrke, Thomas; Davis, Robert F., Methods of fabricating gallium nitride semiconductor layers on substrates including non-gallium nitride posts, and gallium nitride semiconductor structures fabricated thereby.
Thomas Gehrke ; Kevin J. Linthicum ; Robert F. Davis, Methods of forming compound semiconductor layers using spaced trench arrays and semiconductor substrates formed thereby.
Kevin J. Linthicum ; Thomas Gehrke ; Darren B. Thomson ; Eric P. Carlson ; Pradeep Rajagopal ; Robert F. Davis, PENDEOEPITAXIAL METHODS OF FABRICATING GALLIUM NITRIDE SEMICONDUCTOR LAYERS ON SILICON CARBIDE SUBSTRATES BY LATERAL GROWTH FROM SIDEWALLS OF MASKED POSTS, AND GALLIUM NITRIDE SEMICONDUCTOR STRUCTURE.
Linthicum Kevin J. ; Gehrke Thomas ; Thomson Darren B. ; Carlson Eric P. ; Rajagopal Pradeep ; Davis Robert F., Pendeoepitaxial gallium nitride semiconductor layers on silcon carbide substrates.
Kevin J. Linthicum ; Thomas Gehrke ; Darren B. Thomson ; Eric P. Carlson ; Pradeep Rajagopal ; Robert F. Davis, Pendeoepitaxial gallium nitride semiconductor layers on silicon carbide substrates.
Gehrke, Thomas; Linthicum, Kevin J.; Davis, Robert F., Pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on sapphire substrates.
Kevin J. Linthicum ; Thomas Gehrke ; Robert F. Davis, Pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on weak posts, and gallium nitride semiconductor structures fabricated thereby.
Matsumoto Hidetoshi (Kodaira JPX) Yazawa Masamitsu (Yokohama JPX) Hiruma Kenji (Tokorozawa JPX), Semiconductor device having first and second stacked semiconductor layers, with electrical contact to the first semicond.
Kong, Hua-Shuang; Edmond, John Adam; Haberern, Kevin Ward; Emerson, David Todd, Single step pendeo-and lateral epitaxial overgrowth of group III-nitride epitaxial layers with group III-nitride buffer layer and resulting structures.
Stoneham Edward B. (Los Altos CA) Omori Masahiro (Palo Alto CA) Herbig Arthur D. (San Jose CA), Subchannel doping to reduce short-gate effects in field effect transistors.
Davis Robert F. (Raleigh NC) Carter ; Jr. Calvin H. (Raleigh NC) Hunter Charles E. (Durham NC), Sublimation of silicon carbide to produce large, device quality single crystals of silicon carbide.
Edmond John A. (Cary NC) Bulman Gary E. (Cary NC) Kong Hua-Shuang (Raleigh NC) Dmitriev Vladimir (Fuquay-Varina NC), Vertical geometry light emitting diode with group III nitride active layer and extended lifetime.
Saxler, Adam William; Wu, Yifeng; Parikh, Primit, Heterojunction transistors having barrier layer bandgaps greater than channel layer bandgaps and related methods.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.