IPC분류정보
국가/구분 |
United States(US) Patent
등록
|
국제특허분류(IPC7판) |
|
출원번호 |
US-0104547
(2005-04-13)
|
등록번호 |
US-7376771
(2008-05-20)
|
발명자
/ 주소 |
- Brabant,Richard
- Watts,Jonathan
|
출원인 / 주소 |
- Hewlett Packard Development Company, L.P.
|
인용정보 |
피인용 횟수 :
2 인용 특허 :
8 |
초록
▼
A generic interface for a module, method of providing a generic interface, and a module controller system providing a register slave having a generic interface are described. The interface includes an addressable interface, a control interface, and a module interface configured to interact with two
A generic interface for a module, method of providing a generic interface, and a module controller system providing a register slave having a generic interface are described. The interface includes an addressable interface, a control interface, and a module interface configured to interact with two or more module configurations. The interface has multiple operating modes at least one of which includes a monitor mode. The method includes receiving an address from a register master identifying the module address to be monitored, reading the received module address content from the module, and transmitting the read content to the monitor port. The system includes a register master, a register slave connected with the register master and adapted to connect with the module, and a monitor port connected with the register slave to receive the monitored module address contents. The register slave configured to interact with two or more module configurations and having a monitor mode for monitoring a specified module address.
대표청구항
▼
What is claimed is: 1. A generic interface for a module, the generic interface comprising: a master/slave bus connection arranged to receive from a register master an address of the module at which data is to be monitored; a monitor control bus connection arranged to receive a monitor control signa
What is claimed is: 1. A generic interface for a module, the generic interface comprising: a master/slave bus connection arranged to receive from a register master an address of the module at which data is to be monitored; a monitor control bus connection arranged to receive a monitor control signal to control monitoring of the module address data by the generic interface; a read data bus connection arranged to transmit data monitored by the generic interface from the module address to a monitor port; and a module interface configured to interact with two or more module configurations, the module interface arranged to monitor data at the module address responsive to receipt of the monitor control signal by the generic interface, wherein the generic interface has multiple operating modes at least one of which includes a monitor mode, wherein the generic interface is arranged to transmit data received from the module interface to the monitor port using the read data bus connection when in the monitor mode. 2. The interface of claim 1, wherein the module is at least one of a register, a counter, a finite state machine, an output of logic function, a read only memory, and a random access memory. 3. The interface of claim 1, wherein the generic interface is arranged to receive a monitor on input signal. 4. The interface of claim 1, wherein the module interface includes a slave read monitor signal interface, an address monitor interface, a read not write signal interface, a slave request interface, and a write data signal interface. 5. The interface of claim 1, wherein the module interface includes a monitor lower valid input interface, and a monitor upper valid input interface. 6. The interface of claim 1, wherein the generic interface is configured to halt a monitor mode and transmit a read address via the module interface after receipt of the read address from the master/slave bus connection. 7. The interface of claim 1, wherein the module interface is configured to interact with at least two of a memory having a single address read/write bus, a memory having two independent address read bus and address write bus interfaces, a memory having a split read data bus having two independent read address bus interfaces, a non-writable memory having a single address read bus interface, and a non-writable memory having a split read data bus with two independent address read buses. 8. The interface of claim 1, the generic interface further comprising a second read data bus connection arranged to transmit data, monitored by the generic interface from a second module address to the monitor port, and wherein the generic interface is arranged to transmit data from the second module address received via the module interface to the monitor port if the generic interface is in monitor mode. 9. The interface of claim 1, wherein the generic interface is arranged to transmit the data at the module address repeatedly. 10. The interface of claim 1, wherein the generic interface is arranged to continuously monitor an address of the module during a monitor mode. 11. A method of providing a generic interface for a module, the generic interface connected with the module, a register master, and a monitor port, the generic interface having multiple operating modes, comprising the steps of: receiving at the generic interface an address from the register master identifying the module address to be monitored; reading the received module address content from the module; and transmitting the read content to the monitor port. 12. The method of claim 11, wherein the reading step is performed repeatedly. 13. The method of claim 11, further comprising the steps of: receiving an address from the register master identifying a module address to be accessed; halting the monitoring read step and accessing the received module address in the module; and resuming the reading step. 14. The method of claim 13, wherein the monitoring read step is resumed after completion of accessing the received module address in the module. 15. The method of claim 13, further comprising the step of: transmitting the accessed module address content to the register master if the access is a read access. 16. A module controller system providing a register slave having a generic interface for a module, the register slave having multiple operating modes, the system comprising: a register master; a register slave connected with the register master and adapted to connect with the module, the register slave configured to interact with two or more module configurations, the register slave having a monitor mode for monitoring a specified module address; and a monitor port connected with the register slave to receive the monitored module address contents. 17. The system of claim 16, wherein the module is at least one of a register, a counter, a finite state machine, an output of logical function, a read only memory, and a random access memory. 18. The system of claim 16, wherein the register slave monitors a specified module address responsive to receipt of a monitor address from the register master. 19. The system of claim 18, wherein the register slave halts monitoring responsive to receipt of a module access request from the register master. 20. The system of claim 19, wherein the module access request includes one of a read request and a write request. 21. The system of claim 19, wherein the register slave resumes monitoring of the specified module address after completing the module access request received from the register master.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.