$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Multi-parameter scheduling in communication systems 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H04B-007/212
출원번호 US-0796511 (2004-03-08)
등록번호 US-7424003 (2008-09-09)
발명자 / 주소
  • Fisher,Abraham
  • Graiber,Gil
출원인 / 주소
  • Surf Communication Solutions
대리인 / 주소
    Factor Patent Attorney
인용정보 피인용 횟수 : 1  인용 특허 : 61

초록

A method of scheduling the handling of communication channels by a processor assigned to handle a plurality of channels. The method includes determining for each channel, handled by the processor, a target time by which time it should receive processing, selecting one or more of the assigned channel

대표청구항

The invention claimed is: 1. A method of scheduling the handling of communication channels by a processor assigned to handle a plurality of channels, comprising: determining for each channel of a plurality of assigned channels of the processor, handled by the processor, a target time by which time

이 특허에 인용된 특허 (61)

  1. Eng Kai Yin ; Karol Mark John, Access method for broadband and narrowband networks.
  2. Anwar I. Elwalid ; T. V. Lakshman ; Martin May FR, Adaptive processor schedulor and method for reservation protocol message processing.
  3. Nguyen Chinh Kim ; Rathnavelu Sunder Raj ; Tipon Don, Adaptive time slot scheduling apparatus and method utilizing a linked list mechanism.
  4. Barker Thomas N. (Vestal NY) Collins Clive A. (Poughkeepsie NY) Dapp Michael C. (Endwell NY) Dieffenderfer James W. (Owego NY) Grice Donald G. (Kingston NY) Kogge Peter M. (Endicott NY) Kuchinski Dav, Advanced parallel array processor(APAP).
  5. Caldara Stephen A. ; Hauser Stephen A. ; Manning Thomas A. ; McClure Robert B. ; Colsman Matthias L.,DEX, Allocated and dynamic bandwidth management.
  6. Sridhar Manickam R. ; Hoang Minh ; Wortman ; Jr. John, Apparatus and method for interfacing between a communications channel and a processor for data transmission and recepti.
  7. Amanda L. Chin ; Paul E. Haskell ; William L. Helms, Apparatus and methods of multiplexing data to a communication channel.
  8. McHale John F., Communication server apparatus and method.
  9. McHale John F. ; Sisk James R. ; Locklear ; Jr. Robert H. ; McCullough Jason ; Hall Clifford L. ; Ham Ronald E., Communication server apparatus having distributed switching and method.
  10. McHale John F. ; Locklear ; Jr. Robert H. ; Burke ; II Robert M., Communication server apparatus providing XDSL services and method.
  11. Gray Dale A. (Lutherville MD) Chmilewski Michael (Taneytown MD) Bubnis ; Jr. Edward A. (Catonsville MD) Burch Michael G. (Baltimore MD) Heaps Charles W. (Eldersburg MD) Galante Robert M. (New Freedom, Communication server for communicating with a remote device.
  12. Dyke Peter John,GBX ; Dyer Michael Phillip,GBX, Communication system architecture, exchange having a plurality of broadband modems and method of supporting broadband operation on a one to one basis.
  13. Kleider John Eric ; Chuprun Jeffery Scott ; Campbell William Michael ; Bergstrom Chad Scott, Communication unit having spectral adaptability.
  14. Brueckheimer Simon Daniel,GBX ; Mauger Roy Harold,GBX, Communications system.
  15. McDonnell David J. ; Volk Andrew M. ; Williams Michael W., Cross-clock domain data transfer method and apparatus.
  16. Braff Martin (Aberdeen NJ) Einstein David S. (Branchburg NJ) Fendick Kerry W. (Middletown NJ) Rodrigues Manoel A. (Red Bank NJ), Data channel scheduling discipline arrangement and method.
  17. Chau Wing Cheong ; Leu Dar-Ren, Distributed signal processing for data channels maintaining channel bandwidth.
  18. Sheth Jayesh V. (Mission Viejo CA) Harris Craig W. (Lake Forest CA) White Theodore C. (Tustin CA) Nguyen Kha (Anaheim CA) Wong Chung W. (Dana Point CA) Cowgill Richard A. (Lake Forest CA), Dual bus communication system connecting multiple processors to multiple I/O subsystems having a plurality of I/O device.
  19. Yeh Han-Chung ; Hsu Tseng Jan, Dynamic control of processor utilization by a host signal processing modem.
  20. Cox Daniel R. (Portland OR) Gaylord Jeremy (Portland OR) Doerner David W. (Beaverton OR), Dynamic scaling of CPU cycle consumption in a computer system.
  21. Cox Daniel R. ; Gaylord Jeremy, Dynamic scaling of CPU cycle consumption in an I/O subsystem of a computer system.
  22. Lewis, Kevin T.; Hoey, David L., Efficient content server using request redirection.
  23. Resnick Russell A., Extension device for a computer system capable of operating in at least three states of power management.
  24. Quay Jeffrey R. ; Karguth Brian J., Fair scheduling of ATM cell transmissions during overscheduled conditions.
  25. Hansen Craig C. ; Moussouris John, General purpose, dynamic partitioning, programmable media processor.
  26. Sindhu Pradeep S. ; Anand Ramalingam K. ; Ferguson Dennis C. ; Liencres Bjorn O., High speed switching device.
  27. Yeh Han C. ; Chen Peter C., Host signal processing communication system that compensates for missed execution of signal maintenance procedures.
  28. Hsu Tseng Jan ; Hsu Wen-Liang, Host signal processor modem and telephone.
  29. Dombrosky Dennis J. (Willoughby Hills OH) Harris Kendal R. (Mentor OH), Industrial controller with variable I/O update rate.
  30. Stern Hal L. ; Papadopoulos Gregory M., Mechanism for embedding network based control systems in a local network interface device.
  31. Sridhar Manickam R. ; Sheer Neil, Method and apparatus for load balancing for a processor operated data communications device.
  32. Shtayer Ronen (Tel-Aviv ILX) Alon Naveh (Ranat Hashnron ILX) Alexander Joffe (Rehovot ILX), Method and apparatus for pacing asynchronous transfer mode (ATM) data cell transmission.
  33. Oba Yoshihiro,JPX ; Hirose Tsuguhiro,JPX, Method and apparatus for packet scheduling using queue length and connection weight.
  34. Brech Brad Louis, Method and apparatus for processing programmed input/output (PIO) operations in a computer system.
  35. Antonio, Franklin P.; Hamdy, Walid, Method and apparatus for reverse link overload detection.
  36. Wesley Joseph ; Hurst Stephen A. ; Kadansky Miriam C. ; Hanna Stephen R. ; Rosenzweig Philip M. ; Chiu Dah Ming ; Perlman Radia J., Method and apparatus using ranking to select repair nodes in formation of a dynamic tree for multicast repair.
  37. Hui, Danny K.; Hvostov, Harry S.; Fung, Anthony; Groz, Peter; Hsu, Jim C., Method and device for controlling communications with a serial bus.
  38. Benjamin Maytal IL, Method and system for controlling the CPU consumption of soft modems.
  39. Witchey Michael D. (Sarasota FL), Method and system for processing multiple channel data.
  40. Chuah Mooi Choo, Method for admitting new connections based on usage priorities in a multiple access system for communications networks.
  41. Miller Michael J. ; Djakovic Vladan, Method for fair dynamic scheduling of available bandwidth rate (ABR) service under asynchronous transfer mode (ATM).
  42. Hoang Minh, Modem implemented in software for operation on a general purpose computer having operating system with different execu.
  43. Manning Thomas A. ; Caldara Stephen A. ; Hauser Stephen A. ; Colsman Matthias L.,DEX, Multipoint-to-point arbitration in a network switch.
  44. Lin Feng (Blk 39 ; Upper Boon Keng Road ; No. 12-2410 Singapore 1438 SGX), Packet-switched facsimile network and method of operation.
  45. Blackwell Steven R. (Huntsville AL) Polge Steve (Raleigh NC) Windham Danny (Madison AL) Bruce Melvin (Huntsville AL), Processor modem.
  46. Miche Baker-Harvey, Processor resource distributor and method.
  47. Dennis Jack B., Real-time scheduler method and apparatus.
  48. Johnson Christopher T. ; Bezek John D., Realtime hardware scheduler utilizing processor message passing and queue management cells.
  49. Michael A. DeMoney, SYSTEM AND METHOD FOR ADJUSTING PERFORMANCE OF A MEDIA STORAGE BY DECREASING A MAXIMUM THROUGHPUT BY A PRIMARY DERATE PARAMETER TO SPECIFY AVAILABLE & GUARANTEED RATE PARAMETERS AND DETERMINING RING .
  50. Igarashi Hideki,JPX, Soft decision decoder.
  51. Adas, Abdelnaser M.; Peshkin, Joel D.; Andrews, Jr., Warner B.; King, Glendon C., System and method for multiple modem traffic redirection.
  52. Anthony L. Alles ; Arthur Lin ; Shyam Prasad Pillalamarri ; Kent Huntley Headrick ; Thomas Daly ; David Mullenex, System and method for providing desired service policies to subscribers accessing the internet.
  53. Draganic Zarko, System and method for reducing processing requirements of modem during idle receive time.
  54. Swarup Acharya ; Shanmugavelayut Muthukrishnan ; Ganapathy Sundaram, System and method for scheduling data delivery using flow and stretch algorithms.
  55. Courtright ; II William V. ; Delaney William P. ; Fredin Gerald J., System controller with plurality of memory queues for prioritized scheduling of I/O requests from priority assigned clients.
  56. Tal Nir,ILX ; Shapira Nir,ILX ; Cohen Ron,ILX, System for dynamically adapting the length of a filter.
  57. Choquier Philippe,FRX ; Peyroux Jean-Francios ; Griffin William J., System for on-line service in which gateway computer uses service map which includes loading condition of servers broad.
  58. Shaw Venson M. ; Shaw Steven M., System for regulating multicomputer data transfer by allocating time slot to designated processing task according to com.
  59. Budka, Kenneth Carl; Ludwig, Bruno; Wirth, Klaus, Technique for effectively managing processing loads in a communications arrangement.
  60. Sethuram Jay ; Snesrud Mark ; Maffit Rob, Unified network cell scheduler and flow controller.
  61. Hsu T. J., Wake-up-on-ring power conservation for host signal processing communication system.

이 특허를 인용한 특허 (1)

  1. Parameswaran, Sankaranarayanan; Sethuraman, Sriram; Singhal, Manish; Tamia, Dileep Kumar; Kumar, Dinesh; Kulkarni, Aditya; Muthukrishnan, Murali Babu, Multi-threaded processing design in architecture with multiple co-processors.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로