[미국특허]
Semiconductor assembly including chip scale package and second substrate with exposed surfaces on upper and lower sides
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-023/02
H01L-021/00
H05K-001/14
출원번호
US-0397027
(2006-03-31)
등록번호
US-7429787
(2008-09-30)
발명자
/ 주소
Karnezos,Marcos
Shim,IL Kwon
Han,Byung Joon
Ramakrishna,Kambhampati
Chow,Seng Guan
출원인 / 주소
Stats Chippac Ltd.
인용정보
피인용 횟수 :
49인용 특허 :
117
초록▼
Semiconductor assemblies include a first package, each having at least one die affixed to, and electrically interconnected with, a die attach side of the first package substrate, and a second substrate having a first side and a second ("land") side, mounted over the molding of the first package with
Semiconductor assemblies include a first package, each having at least one die affixed to, and electrically interconnected with, a die attach side of the first package substrate, and a second substrate having a first side and a second ("land") side, mounted over the molding of the first package with the first side of the second substrate facing the die attach side of the first package substrate. Z-interconnection of the package and the substrate is by wire bonds connecting the first and second substrates. The assembly is encapsulated with both the land side of the second substrate and a portion of the land side of the first package substrate exposed, so that second level interconnection and interconnection with additional components may be made.
대표청구항▼
What is claimed is: 1. A semiconductor assembly comprising: a first package comprising a first package substrate having a die attach side and a land side, the first package including at least one die affixed to, and electrically interconnected by wires bonds with, the die attach side of the first p
What is claimed is: 1. A semiconductor assembly comprising: a first package comprising a first package substrate having a die attach side and a land side, the first package including at least one die affixed to, and electrically interconnected by wires bonds with, the die attach side of the first package substrate and encapsulated in a first encapsulant; and a second substrate, wherein the first package is inverted in relation to the substrate, and wherein z-interconnection of the first package substrate and the second substrate is by wire bonds connecting the first package substrate and the second substrate, the assembly further being encapsulated in a second encapsulant so that both the second substrate at one side of the assembly and a portion of the first package substrate at an opposite side of the assembly are exposed, whereby second level interconnection and interconnection with additional components may be made. 2. The semiconductor assembly of claim 1 further comprising second level interconnections at the exposed land side of the second substrate. 3. The semiconductor assembly of claim 1 further comprising second level interconnections at the exposed portion of the land side of the first package substrate. 4. The semiconductor assembly of claim 1 wherein the second substrate is a land grid array package. 5. The semiconductor assembly of claim 1 wherein the first package is a matrix molded and saw singulated chip scale package. 6. The semiconductor assembly of claim 1, further comprising an assembly encapsulation. 7. The semiconductor assembly of claim 1 wherein the first package is a stacked die chip scale package. 8. The semiconductor assembly of claim 1 wherein the die in the first package is interconnected with the first package substrate by wire bonding. 9. The semiconductor assembly of claim 1 wherein the die in the first package is interconnected with the first package substrate by flip chip interconnection. 10. A semiconductor assembly comprising a first encapsulant encapsulating a land grid array substrate exposed at one side of the assembly and encapsulating a portion of a chip scale package substrate having a further encapsulated wire bonded die exposed at the opposite side of the assembly, further comprising second level interconnection at the exposed portion of the chip scale package substrate and having at least one additional component mounted at the exposed land grid array substrate. 11. The package assembly of claim 10 wherein the additional component includes at least one of: a ball grid array package, an additional land grid array package, a quad flat package, a quad flat nonleaded package, a lead frame chip scale package, a wire bonded die, a flip chip die, an optical sensor package, a micro-electro-mechanical sensor package, or a passive device. 12. A semiconductor assembly comprising a first encapsulant encapsulating a land grid array substrate exposed at one side of the assembly and encapsulating a portion of a chip scale package substrate having a further encapsulated wire bonded die exposed at the opposite side of the assembly, further comprising second level interconnection at the exposed land grid array substrate and having at least one additional component mounted at the exposed portion of the chip scale package substrate. 13. The package assembly of claim 12 wherein the additional component includes at least one of: a ball grid array package, an additional land grid array package, a quad flat package, a quad flat nonleaded package, a lead frame chip scale package, a wire bonded die, a flip chip die, an optical sensor package, a micro-electro-mechanical sensor package, or a passive device. 14. A method for making a semiconductor assembly, comprising: providing an LGA substrate; providing a singulated CSP; applying an adhesive onto the surface of the molding of the CSP package; inverting the CSP and placing the inverted CSP onto LGA substrate; curing the adhesive; performing a plasma clean on a land side of the CSP; wire bonding to form z-interconnection between the LGA substrate and the land side of the CSP; performing a plasma clean; performing a molding operation to enclose a side of the LGA, the z-interconnection wire bonds and wire loops, the edges of the CSP, and the marginal area on the land side of the CSP, leaving exposed the land side of the LGA substrate and an area of the land side of the CSP substrate located within a marginal area; and attaching second level interconnect solder balls to sites on the exposed area of the CSP substrate. 15. The method of claim 14, further comprising affixing and electrically connecting an additional component at the exposed side of the LGA subsstrate. 16. A method for making a semiconductor assembly, comprising: providing an LGA substrate; providing a singulated CSP; applying an adhesive onto the surface of the molding of the CSP package; inverting the CSP and placing the inverted CSP onto LGA substrate; curing the adhesive; performing a plasma clean on a land side of the CSP; wire bonding to form z-interconnection between the LGA substrate and the land side of the CSP; performing a plasma clean; performing a molding operation to enclose a side of the LGA, the z-interconnection wire bonds and wire loops, the edges of the CSP, and the marginal area on the land side of the CSP, leaving exposed the land side of the LGA substrate and an area of the land side of the CSP substrate located within a marginal area; and attaching second level interconnect solder balls to sites on the exposed side of the LGA package substrate. 17. The method of claim 16, further comprising affixing and electrically connecting an additional component at the exposed portion of the CSP substrate.
Culnane Thomas Moran ; Gaynes Michael Anthony ; Seto Ping Kwong ; Shaukatullah Hussain, Chip carrier modules with heat sinks attached by flexible-epoxy.
Combs, Edward G.; Sheppard, Robert P.; Pun, Tai Wai; Ng, Hau Wan; Fan, Chun Ho; McLellen, Neil Robert, Enhanced thermal dissipation integrated circuit package.
Beroz,Masud; Warner,Michael; Smith,Lee; Urbish,Glenn; Kang,Teck Gyu; Park,Jae M.; Kubota,Yoichi, High frequency chip packages with connecting elements.
Anthony J. LoBianco ; Frank J. Juskey ; Stephen G. Shermer ; Vincent DiCaprio ; Thomas P. Glenn, Making semiconductor packages with stacked dies and reinforced wire bonds.
Glenn, Thomas P.; Smith, Lee J.; Zoba, David A.; Ramakrishna, Kambhampati; DiCaprio, Vincent, Method of making a semiconductor package including stacked semiconductor dies.
Karnezos,Marcos, Semiconductor multi-package module having package stacked over die-down flip chip ball grid array package and having wire bond interconnect between stacked packages.
Warren M. Farnworth ; Alan G. Wood ; Mike Brooks, Stackable semiconductor package having conductive layer and insulating layers and method of fabrication.
Yoon, In Sang; Yang, DeokKyung; Song, Sungmin, Method of manufacturing an integrated circuit packaging system including lasering through encapsulant over interposer.
Yu, Cheeman; Liao, Chi-Chin; Takiar, Hem, Method of stacking and interconnecting semiconductor packages via electrical connectors extending between adjoining semiconductor packages.
Yu, Cheeman; Liao, Chi-Chin; Takiar, Hem, Method of stacking and interconnecting semiconductor packages via electrical connectors extending between adjoining semiconductor packages.
Ye, Seng Kim Dalson; Chong, Chin Hui, Microelectronic device packages, stacked microelectronic device packages, and methods for manufacturing microelectronic devices.
Ye, Seng Kim Dalson; Chong, Chin Hui, Microelectronic device packages, stacked microelectronic device packages, and methods for manufacturing microelectronic devices.
Ye, Seng Kim Dalson; Chong, Chin Hui, Microelectronic device packages, stacked microelectronic device packages, and methods for manufacturing microelectronic devices.
Ye, Seng Kim Dalson; Chong, Chin Hui, Microelectronic device packages, stacked microelectronic device packages, and methods for manufacturing microelectronic devices.
Ye, Seng Kim Dalson; Chong, Chin Hui, Microelectronic device packages, stacked microelectronic device packages, and methods for manufacturing microelectronic devices.
Ding, Yi-Chuan; Chen, Chia-Ching, Semiconductor device packages with fan-out and with connecting elements for stacking and manufacturing methods thereof.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.