[미국특허]
Transistors having buried n-type and p-type regions beneath the source region
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-021/00
H01L-029/74
H01L-029/66
출원번호
US-0996249
(2004-11-23)
등록번호
US-7456443
(2008-11-25)
발명자
/ 주소
Saxler,Adam William
Sheppard,Scott
Smith,Richard Peter
출원인 / 주소
Cree, Inc.
대리인 / 주소
Myers Bigel Sibley & Sajovec
인용정보
피인용 횟수 :
71인용 특허 :
67
초록▼
High electron mobility transistors are provided that include a non-uniform aluminum concentration AlGaN based cap layer having a high aluminum concentration adjacent a surface of the cap layer that is remote from the barrier layer on which the cap layer is provided. High electron mobility transistor
High electron mobility transistors are provided that include a non-uniform aluminum concentration AlGaN based cap layer having a high aluminum concentration adjacent a surface of the cap layer that is remote from the barrier layer on which the cap layer is provided. High electron mobility transistors are provided that include a cap layer having a doped region adjacent a surface of the cap layer that is remote from the barrier layer on which the cap layer is provided. Graphitic BN passivation structures for wide bandgap semiconductor devices are provided. SiC passivation structures for Group III-nitride semiconductor devices are provided. Oxygen anneals of passivation structures are also provided. Ohmic contacts without a recess are also provided.
대표청구항▼
That which is claimed is: 1. A Group III-nitride high electron mobility transistor, comprising: a Group III-nitride based channel layer; a Group III-nitride based barrier layer on the channel layer; and a non-uniform composition AlGaN based cap layer on the barrier layer and having a higher concent
That which is claimed is: 1. A Group III-nitride high electron mobility transistor, comprising: a Group III-nitride based channel layer; a Group III-nitride based barrier layer on the channel layer; and a non-uniform composition AlGaN based cap layer on the barrier layer and having a higher concentration of Al adjacent a surface of the cap layer that is remote from the barrier layer than is present in a region within the AlGaN based cap layer. 2. The transistor of claim 1, further comprising a gate contact recessed into the AlGaN based cap layer and wherein the higher concentration of Al extends into the cap layer from about 30 to about 1000 Å. 3. The transistor of claim 1, further comprising a gate contact on the AlGaN based cap layer and not recessed into the AlGaN based cap layer and wherein the higher concentration of Al extends into the cap layer from about 2.5 Å to about 100 Å. 4. The transistor of claim 1, wherein the AlGaN based cap layer includes a first region of AlxGa1-xN adjacent the surface of the cap layer that is remote from the barrier layer, where x≦1 and a second region of AlyGa1-yN within the AlGaN based cap layer, where yzGa1-zN at an interface between the barrier layer and the AlGaN based cap layer, where z18 to about 1021 cm-3. 17. The transistor of claim 12, wherein the doped region comprises one or more delta-doped regions at or near the surface of the cap layer. 18. The transistor of claim 17, wherein the one or more delta doped regions has a dopant concentration of from about 1011 to about 1015 cm-2. 19. The transistor of claim 12, wherein the n-type dopant comprises O and the doped region extends into the cap layer about 20 Å. 20. The transistor of claim 11, wherein the doped region comprises a region doped with p-type dopants. 21. The transistor of claim 20, further comprising a gate contact on the cap layer and not recessed into the cap layer, wherein the doped region extends into the cap layer from about 2.5 Å to about 50 Å. 22. The transistor of claim 20, further comprising a gate contact recessed into the cap layer and wherein the doped region extends into the cap layer from about 30 Å to about 5000 Å. 23. The transistor of claim 20, wherein the p-type dopants provide a dopant concentration of from about 1016 to about 1022 cm-3. 24. The transistor of claim 20, wherein the p-type dopants comprise Mg, Be, Zn, Ca and/or C. 25. The transistor of claim 20, wherein the doped region comprises one or more delta-doped regions at or near the surface of the cap layer. 26. The transistor of claim 25, wherein the delta doped region has a dopant concentration of from about 1011 to about 1015 cm-2. 27. The transistor of claim 20, further comprising: a recess in the cap layer; a gate contact in the recess and not directly contacting the cap layer; and wherein the level of p-type dopants provides a conductive region in the cap layer. 28. The transistor of claim 20, further comprising an insulating layer on a sidewall of the recess and wherein the gate contact is on the insulating layer in the recess. 29. The transistor of claim 20, wherein the doped region forms a p-n junction with the cap layer and wherein the gate contact is directly on the doped region. 30. The transistor of claim 11, wherein the doped region comprises a region doped with deep level dopants. 31. The transistor of claim 30, further comprising a gate contact on the cap layer and not recessed into the cap layer, wherein the doped region extends into the cap layer from about 2.5 Å to about 100 Å. 32. The transistor of claim 30, further comprising a gate contact recessed into the cap layer and wherein the doped region extends into the cap layer from about 30 Å to about 5000 Å. 33. The transistor of claim 30, wherein the deep level dopants provide a dopant concentration of from about 1016 about 1022 cm-3. 34. The transistor of claim 30, wherein the deep level dopants comprise Fe, C, V, Cr, Mn, Ni, Co and/or other rare earth elements. 35. The transistor of claim 11, wherein the doped region comprises a first doped region and wherein the cap layer further includes a second doped region between the barrier layer and the first doped region, the second doped region having a dopant concentration less than the dopant concentration of the first doped region. 36. The transistor of claim 35, wherein the second doped region comprises a remainder of the cap layer not in the first doped region. 37. The transistor of claim 11, wherein cap layer is doped with at least two of n-type dopants, p-type dopants and deep level dopants. 38. The transistor of claim 11, wherein the channel layer comprises a GaN layer, the barrier layer comprises an AlGaN layer and the cap layer comprises a GaN or an AlGaN layer. 39. A passivation structure for a wide bandgap semiconductor device comprising a layer of graphitic and/or amorphous BN on a least a portion of a surface of a region of wide bandgap semiconductor material of the wide-bandgap semiconductor device. 40. The passivation structure of claim 39, wherein the wide bandgap semiconductor device comprises a Group III-nitride semiconductor device. 41. A passivation structure for a Group III-nitride semiconductor device comprising a layer of SiC on a least a portion of a surface of a region of Group III-nitride semiconductor material of the Group III-nitride semiconductor device. 42. The passivation structure of claim 41, wherein the Group III-nitride semiconductor device comprises a GaN based semiconductor device. 43. The passivation structure of claim 41, wherein the SiC layer is p-type SiC. 44. The passivation structure of claim 41, wherein the SiC layer is insulating SiC. 45. A Group III-nitride high electron mobility transistor, comprising: a Group III-nitride based channel layer; a Group III-nitride based barrier layer on the channel layer; and a AlN cap layer on the barrier layer. 46. The transistor of claim 45, further comprising a gate contact recessed into the AlN cap layer and wherein the AlN cap layer has a thickness of from about 10 to about 5000 Å. 47. The transistor of claim 45, further comprising a gate contact on the AlN cap layer and not recessed into the AlN cap layer and wherein the AlN cap layer has a thickness of from about 2 Å to about 50 Å. 48. The transistor of claim 45, wherein the channel layer comprises a GaN layer and the barrier layer comprises an AlGaN layer. 49. The transistor of claim 45, further comprising at least one Group III-nitride layer disposed between the AlN cap layer and the barrier layer. 50. The transistor of claim 45, wherein the AlN cap layer is non-single crystalline. 51. The transistor of claim 45, wherein a crystal structure of the AlN cap layer is not coherent with a crystal structure of a layer on which the AlN cap layer is formed. 52. A Group III-nitride high electron mobility transistor, comprising: a Group III-nitride based channel layer; a Group III-nitride based barrier layer on the channel layer; a protective layer on the barrier layer; a gate contact on the barrier layer; and ohmic contacts on the protective layer. 53. The transistor of claim 52, wherein the protective layer comprises SiN. 54. The transistor of claim 52, wherein the protective layer comprises BN. 55. The transistor of claim 52, wherein the protective layer comprises MgN. 56. The transistor of claim 52, wherein the protective layer comprises SiO2, MgO, Al2O3, Sc2O3 and/or AlN. 57. The transistor of claim 52, wherein the protective layer has a thickness of about one monolayer. 58. The transistor of claim 52, wherein the protective layer comprises multiple layers. 59. The transistor of claim 58, wherein the multiple layers comprise a layer of SiN and a layer of AlN. 60. The transistor of claim 52, wherein the protective layer has a thickness of from about 1 Å to about 10 Å. 61. The transistor of claim 52, wherein the gate contact is on the protective layer. 62. The transistor of claim 52, wherein the ohmic contacts are directly on the protective layer.
Smith, Richard Peter, Aluminum gallium nitride/gallium nitride high electron mobility transistors having a gate contact on a gallium nitride based cap segment.
Edmond John A. (Apex NC) Dmitriev Vladimir (Fuquay-Varina NC) Irvine Kenneth (Cary NC), Buffer structure between silicon carbide and gallium nitride and resulting semiconductor devices.
Linthicum, Kevin J.; Gehrke, Thomas; Davis, Robert F., Gallium nitride semiconductor structures fabricated by pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on weak posts.
Davis Robert F. ; Nam Ok-Hyun,KRX ; Zheleva Tsvetanka ; Bremser Michael D., Gallium nitride semiconductor structures including a lateral gallium nitride layer that extends from an underlying gallium nitride layer.
Davis, Robert F.; Nam, Ok-Hyun; Zheleva, Tsvetanka; Bremser, Michael D., Gallium nitride semiconductor structures including lateral gallium nitride layers.
Nguyen Loi D. (Agoura Hills CA) Delaney Michael J. (Thousand Oaks CA) Larson Lawrence E. (Santa Monica CA) Mishra Umesh K. (Cary NC), Hemt structure with passivated donor layer.
Khan Muhammed A. (White Bear Lake) VanHove James M. (Eagan) Kuznia Jon N. (Fridley) Olson Donald T. (Circle Pines MN), High electron mobility transistor with GaN/AlxGa1-xN heterojunctions.
Thomas Gehrke ; Kevin J. Linthicum ; Robert F. Davis ; Darren B. Thomson, High temperature pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on sapphire substrates.
Schetzina Jan Frederick, Integrated heterostructures of group III-V nitride semiconductor materials including epitaxial ohmic contact comprising multiple quantum well.
Fiordalice Robert W. (Austin TX) Maniar Papu D. (Austin TX) Klein Jeffrey L. (Austin TX) Roman Bernard J. (Austin TX), Method for forming a plug and semiconductor device having the same.
Kong Hua-Shuang (Raleigh NC) Carter ; Jr. Calvin H. (Cary NC), Method of improving mechanically prepared substrate surfaces of alpha silicon carbide for deposition of beta silicon car.
Khan Muhammad A. (White Bear Lake MN) VanHove James M. (Eagan MN) Kuznia Jon N. (Fridley MN) Olson Donald T. (Circle Pines MN), Method of making a high electron mobility transistor.
Linthicum, Kevin J.; Gehrke, Thomas; Davis, Robert F.; Thomson, Darren B.; Tracy, Kieran M., Methods of fabricating gallium nitride microelectronic layers on silicon layers.
Linthicum Kevin J. ; Gehrke Thomas ; Davis Robert F. ; Thomson Darren B. ; Tracy Kieran M., Methods of fabricating gallium nitride microelectronic layers on silicon layers and gallium nitride microelectronic structures formed thereby.
Davis, Robert F.; Nam, Ok-Hyun; Zheleva, Tsvetanka; Bremser, Michael D., Methods of fabricating gallium nitride semiconductor layers by lateral overgrowth.
Linthicum, Kevin J.; Gehrke, Thomas; Davis, Robert F., Methods of fabricating gallium nitride semiconductor layers on substrates including non-gallium nitride posts, and gallium nitride semiconductor structures fabricated thereby.
Thomas Gehrke ; Kevin J. Linthicum ; Robert F. Davis, Methods of forming compound semiconductor layers using spaced trench arrays and semiconductor substrates formed thereby.
Kevin J. Linthicum ; Thomas Gehrke ; Darren B. Thomson ; Eric P. Carlson ; Pradeep Rajagopal ; Robert F. Davis, PENDEOEPITAXIAL METHODS OF FABRICATING GALLIUM NITRIDE SEMICONDUCTOR LAYERS ON SILICON CARBIDE SUBSTRATES BY LATERAL GROWTH FROM SIDEWALLS OF MASKED POSTS, AND GALLIUM NITRIDE SEMICONDUCTOR STRUCTURE.
Linthicum Kevin J. ; Gehrke Thomas ; Thomson Darren B. ; Carlson Eric P. ; Rajagopal Pradeep ; Davis Robert F., Pendeoepitaxial gallium nitride semiconductor layers on silcon carbide substrates.
Kevin J. Linthicum ; Thomas Gehrke ; Darren B. Thomson ; Eric P. Carlson ; Pradeep Rajagopal ; Robert F. Davis, Pendeoepitaxial gallium nitride semiconductor layers on silicon carbide substrates.
Gehrke, Thomas; Linthicum, Kevin J.; Davis, Robert F., Pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on sapphire substrates.
Kevin J. Linthicum ; Thomas Gehrke ; Robert F. Davis, Pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on weak posts, and gallium nitride semiconductor structures fabricated thereby.
Matsumoto Hidetoshi (Kodaira JPX) Yazawa Masamitsu (Yokohama JPX) Hiruma Kenji (Tokorozawa JPX), Semiconductor device having first and second stacked semiconductor layers, with electrical contact to the first semicond.
Kong, Hua-Shuang; Edmond, John Adam; Haberern, Kevin Ward; Emerson, David Todd, Single step pendeo-and lateral epitaxial overgrowth of group III-nitride epitaxial layers with group III-nitride buffer layer and resulting structures.
Stoneham Edward B. (Los Altos CA) Omori Masahiro (Palo Alto CA) Herbig Arthur D. (San Jose CA), Subchannel doping to reduce short-gate effects in field effect transistors.
Davis Robert F. (Raleigh NC) Carter ; Jr. Calvin H. (Raleigh NC) Hunter Charles E. (Durham NC), Sublimation of silicon carbide to produce large, device quality single crystals of silicon carbide.
Edmond John A. (Cary NC) Bulman Gary E. (Cary NC) Kong Hua-Shuang (Raleigh NC) Dmitriev Vladimir (Fuquay-Varina NC), Vertical geometry light emitting diode with group III nitride active layer and extended lifetime.
Pillarisetty, Ravi; Hudait, Mantu; Jin, Been-Yih; Chu-Kung, Benjamin; Chau, Robert, Apparatus and methods for improving parallel conduction in a quantum well device.
Saxler, Adam William; Wu, Yifeng; Parikh, Primit, Heterojunction transistors having barrier layer bandgaps greater than channel layer bandgaps and related methods.
Hwang, In-jun; Kim, Jong-seob; Choi, Hyuk-soon; Hong, Ki-ha; Shin, Jai-kwang; Oh, Jae-joon, High electron mobility transistors exhibiting dual depletion and methods of manufacturing the same.
Rupp, Roland; Woehlert, Stefan; Gutt, Thomas; Treu, Michael, Method of manufacturing a device by locally heating one or more metalization layers and by means of selective etching.
Rupp, Roland; Woehlert, Stefan; Gutt, Thomas; Treu, Michael, Method of manufacturing a device by locally heating one or more metalization layers and by means of selective etching.
Rupp, Roland; Woehlert, Stefan; Gutt, Thomas; Treu, Michael, Method of manufacturing a device by locally heating one or more metallization layers and by means of selective etching.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.