$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Power on demand and workload management system and method 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-001/32
출원번호 US-0364133 (2006-02-28)
등록번호 US-7484111 (2009-01-27)
발명자 / 주소
  • Fung,Henry T.
출원인 / 주소
  • Huron IP LLC
대리인 / 주소
    Dykema Gossett PLLC
인용정보 피인용 횟수 : 57  인용 특허 : 174

초록

Network architecture, computer system and/or server, circuit, device, apparatus, method, and computer program and control mechanism for managing power consumption and workload in computer system and data and information servers. Further provides power and energy consumption and workload management a

대표청구항

I claim: 1. A computer system comprising: a plurality of computers operating as servers each having at least one processor and an activity monitor identifying a level of activity indicator for said at least one processor, wherein said activity monitor comprises a network layer activity monitor moni

이 특허에 인용된 특허 (174)

  1. Fung Henry Tat-Sang, Activity monitor for computer system power management.
  2. Halepete,Sameer; Anvin,H. Peter; Chen,Zongjian; D'Souza,Godfrey P.; Fleischmann,Marc; Klayman,Keith; Lawrence,Thomas; Read,Andrew, Adaptive power control.
  3. Culp Charles H. (Mundelein IL) Downar Denise J. (Palatine IL), Add/shed load control according to multiple add/shed sequences.
  4. Koo, Ja-Goun, Apparatus and method for power management of computer system.
  5. Sarukkai, Sekhar R., Apparatus and method that empirically measures capacity of multiple servers and forwards relative weights to load balancer.
  6. Chee Lawrence,CAX, Apparatus and method with improved power-down mode.
  7. Andrade Juan M. (Chatham NJ) Carges Mark T. (New Providence NJ) Felts Stephen D. (Rockaway NJ), Apparatus and methods for performing an application-defined operation on data as part of a system-defined operation on t.
  8. Klein Dean A., Apparatus for adaptive power management of a computer system.
  9. Atkinson Lee Warren, Apparatus for reducing computer system power consumption.
  10. Carter Robert R. (Cypress TX) Garner Paul M. (The Woodlands TX) Cepulis Darren J. (Houston TX) Boone Carrie (Houston TX), Apparatus for reducing computer system power consumption.
  11. Fung,Henry T., Apparatus, architecture, and method for integrated modular server system providing dynamically power-managed and work-load managed network devices.
  12. Seibert Mark H. (Cupertino CA) Wallgren Markus C. (Palo Alto CA), Arrangement for reducing computer power consumption by turning off the microprocessor when inactive.
  13. Tanaka Nobuyuki (Ome JPX), Battery powered computer system wherein a power supply is selectively shut off when a low battery power is detected.
  14. Bolan Michael L. (Dallas TX) Little Wendell L. (Denton TX), Battery-initiated touch-sensitive power-up.
  15. Yoshida Hidetaka (Kashihara JPX) Haneda Isamu (Nara JPX), Battery-powered computer interface with manual and automatic battery disconnect circuit.
  16. Moore Morris A. (North Lauderdale FL) Braun William V. (Pompano Beach FL), Battery-saving arrangement for pagers.
  17. Houston John S. ; Ratcliff Bruce H. ; Sager Anthony R. ; Schmidt Donald W. ; Stagg Arthur J. ; Valley Stephen R., Blocking IP datagrams in a multi-path channel point-to-point environment.
  18. Shibukawa Masaru (Choufu JPX) Nakamura Hideo (Nishitama JPX) Matsubara Kiyoshi (Koganei JPX), CMOS Circuit with reduced power dissipation and a digital data processor using the same.
  19. Kenneth Wayne Borgendale ; Herman Rodriguez, Calendar-based power management.
  20. Abe, Shunichi; Akiyama, Mitsuo; Kudo, Yoshihiko, Circuit for electric power source.
  21. Hiltpold W. Randolph (Starkville MS) Gowni Shiva P. (Starkville MS), Circuit for selective power-down of unused circuitry.
  22. Bailey Joseph A. (Austin TX), Clock control technique and system for a microprocessor including a thermal sensor.
  23. Lies Kenneth A. (Lubbock TX), Clocked logic low power standby mode.
  24. Shah, Rajesh R.; Woodruff, Robert J., Cluster power management technique.
  25. Rose Frederick A. (Rte. 3 ; Box 529 Fort Atkinson WI 53538) DeWitt Christopher P. (Rte. 3 ; Koshkonong Lake Rd. Fort Atkinson WI 53538), Communications management system having multiple power control modes.
  26. Aihara Toshiharu (Tokyo JPX), Compact electronic apparatus with a refresh unit for a dynamic type memory.
  27. Fung Henry Tat-Sang, Computer activity monitor providing idle thread and other event sensitive clock and power control.
  28. Coppola Anthony F. (31811 E. Nine Dr. Laguna Niguel CA 92677), Computer power management system.
  29. Harper Leroy D. (Sunnyvale CA) Schlichting Grayson C. (Cupertino CA) Hooks Douglas A. (Sunnyvale CA) Cullimore Ian H. S. (Palo Alto CA) Bradshaw Gavin A. (Cupertino CA) Banerjee Biswa R. (San Jose CA, Computer power management system.
  30. Chary, Ram V., Computer power management system using auxiliary power supply during sleep state to provide power to all devices if sufficient and reducing load if not sufficient.
  31. Matthew P. Casebolt ; Robert E. Ogrey, Computer system for highly-dense mounting of system components.
  32. Ward Ronald G. (Houston TX) Farrand Scott C. (Tomball TX) Hernandez Thomas J. (Houston TX) Neyland Ronald A. (Spring TX) Stupek Richard A. (Houston TX) Barron James E. (Spring TX) Chen Cheryl X. (Tom, Computer system manager for monitoring events and operating parameters and generating alerts.
  33. Hirosawa Toshio (Machida JPX) Ohki Masaru (Kodaira JPX) Kuwahara Yutaka (Hachioji JPX), Computer system with power control based on the operational status of terminals.
  34. Nelms George E. (Edina MN) Barthel Thomas C. (Becker MN) Bergland William J. (Fridley MN), Computer system with power control circuit.
  35. Gettel Steven K. (Austin TX), Computer with transparent power-saving manipulation of CPU clock.
  36. Yonezu Kazuya (Tokyo JPX) Matsumoto Keiji (Tokyo JPX), Control processor for controlling a peripheral unit.
  37. Arai Makoto,JPX ; Oda Hiroyuki,JPX ; Ito Hironori,JPX, Cooling mode switching system for CPU.
  38. Hillion Herv (Eindhoven NLX), Data processing apparatus with energy saving clocking device.
  39. Hastings Otis H. (Mahwah NJ), Data processing equipment enclosures.
  40. Ko Uming, Data processing with progressive, adaptive, CPU-driven power management.
  41. Buennagel James A. (Indianapolis IN) Koch Richard C. (Cherry Hills Village CO), Decoder.
  42. Shimotono Susumu,JPX ; Miyahira Tomohiro,JPX ; Nakao Akihiro,JPX, Disk control method and apparatus.
  43. DeNicola Richard M. (Walnut CA), Disk power manager for network servers.
  44. Mitchell Phillip Merle ; Velasco Francisco ; Phung Xuyen N., Distributed power management system and method for computer.
  45. Swartz Jack S. (San Jose CA), Dual mode actuator for disk drive useful with a portable computer.
  46. George A. Kaminski ; George F. Squibb, Dual power supply fan control-thermistor input or software command from the processor.
  47. Velasco, Francisco; Phung, Xuyen N.; Mitchell, Phillip M.; Fung, Henry T., Dual-edge fifo interface.
  48. Fischer Michael A. (San Antonio TX), Dynamic network reconfiguration technique for directed-token expanded-address LAN.
  49. Fung,Henry T., Dynamic power and workload management for multi-server system.
  50. Odaohhara, Shigefumi; Naitoh, Arimasa, Dynamic power consumption control for a computer or other electronic apparatus.
  51. Liu Howard T. (San Marino CA) Silvester John A. (Los Angeles CA), Dynamic resource allocation scheme for distributed heterogeneous computer systems.
  52. Neches Philip M. (Pasadena CA) Hartke David H. (Los Angeles CA) Baran Richard J. (Torrance CA) Woodcock Darryl L. (Manhattan Beach CA) Papachristidis Alexandros C. (Gainesville FL), Dynamically partitionable parallel processors.
  53. Levy, William; Sherwood, Robert A., Electronic control circuit.
  54. Tachikawa Hirohide,JPX, Electronic device with a power saving function.
  55. Schaerer Erwin,DEX ; Mueller Peter,DEX ; Keil Christian,DEX ; Klein Alexander,DEX, Equipment arrangement.
  56. Varaiya Rooshabh (Cupertino CA) Ng David S. (Saratoga CA) Pauker Armando (Sunnyvale CA) Ferchau Joerg U. (Morgan Hill CA), Fault tolerant modular subsystems for computers.
  57. Coelho Robert A. ; Bertone James, Graphic user interface for managing a server system.
  58. Allen Jonathan Michael ; Egan Patrick Kevin, Hot-plug voltage and power management control using detected connection status.
  59. Takahashi Takehiro (Toride JPX), IC card and portable terminal.
  60. Gross Roger A. (Andover GBX) Constant John P. (Harwell GBX), Idle detection system.
  61. Takano Toshiya,JPX, Information processing system having a CPU for controlling access timings of separate memory and I/O buses.
  62. Reents Daniel B. ; Ellis Mark T., Input/output section of an integrated circuit having separate power down capability.
  63. Blomstedt John W. (Bedford MA) Yoshida Paul S. (Newton Highlands MA) Irving Wesley F. (Braintree MA) Roudenko Vladimir (Natick MA), Integrated backplane.
  64. Nojima Minejiro (Kamakura JPX) Kobayashi Makiji (Yokohama JPX) Kobayashi Atsushi (Tokyo JPX), Integrated circuit with interruptable oscillator circuit.
  65. Little Wendell L. (Carrollton TX), Integrated circuit with watchdog timer and sleep control logic which places IC and watchdog timer into sleep mode.
  66. Buxton Clark L. ; Craycraft Donald G. ; Hawkins Keith G. ; Baum Gary, Integrated processor system adapted for portable personal information devices.
  67. Yorimoto Yoshikazu (Tokyo JPX) Takahashi Masashi (Tokyo JPX) Hirano Seiji (Tokyo JPX), Integrated-circuit card with active mode and low power mode.
  68. Chu, Frank Rui-Feng; Hetzler, Steven R., Intelligent electronic power controller.
  69. Sharp Larry D. (San Juan Capistrano CA) Theis Alan T. (Mission Viejo CA), Local power switching control subsystem.
  70. Iwamoto Eisaburo (Tokyo JPX), Low power consumption data processing system.
  71. Cole James F. (Palo Alto CA) McNamara James H. (Santa Cruz CA), Low-power, standby mode computer.
  72. Togawa, Yoshifusa, METHOD, APPARATUS AND MEMORY MEDIUM STORING A PROGRAM CONTROLLING POWER CONSUMPTION OF AN ELECTRONIC APPARATUS WHILE CONNECTED TO A NETWORK BY CONSTANTLY SUPPLYING STATUS INFORMATION TO A MANAGEMENT .
  73. Cole Michael ; Puffer David, Memory controller performing a mid transaction refresh and handling a suspend signal.
  74. Dwight L. Barron ; Michael F. Angelo, Method and apparatus for cluster system operation.
  75. Neil Clair Berglund ; Michael Alfred Goolsbey ; Thomas James Osten, Method and apparatus for maintaining system labeling based on stored configuration labeling information.
  76. Mangipudi, Krishna; Basani, Vijay, Method and apparatus for policy based class of service and adaptive service level management within the context of an internet and intranet.
  77. Mirov, Russell N.; Cekleov, Michel; Young, Mark; Baldwin, William M., Method and apparatus for reducing power consumption.
  78. Lehmann Thomas S., Method and apparatus for selecting operating voltages in a backplane bus.
  79. Ryu Chang-Hyun,KRX, Method and apparatus for setting a computer coupled to a network into a power saving mode.
  80. Jackson David R. ; Cross Leonard W. ; Jacobs Robert A. ; Oztaskin Ali S., Method and apparatus for supporting power conservation operation modes.
  81. Patton Paul B. (Rockford MN) Kidder Kenneth B. (Coon Rapids MN), Method and apparatus for testing signal quality in a burner control system.
  82. Benjamin Maytal IL, Method and system for controlling the CPU consumption of soft modems.
  83. Beck, Roy L., Method and system for controlling the supply of power to a circuit card in a card shelf through an activation signal.
  84. Fowler, John J.; Cullen, Gerard L., Method and system for monitoring computer networks and equipment.
  85. Thomas C. Douglass ; Thomas Alan E., Method and system for performing thermal and power management for a computer.
  86. Sheets, Kitrick B.; Smith, Philip S.; Engel, Stephen J.; Deng, Yuefan; Guistozzi, Joseph; Korobka, Alexander, Method and system for providing dynamic hosted service management across disparate accounts/sites.
  87. Siller-Franco Jose Luis (Miguel Angel 78 ; Col. Mixcoac Mexico D.F. MXX 03910 ), Method for externally reinforcing girders.
  88. Nguyen Au H. (Santa Clara CA), Method for reducing power consumption includes comparing variance in number of time microprocessor tried to react input.
  89. Cho Tae-Young (Suwon KRX), Method of controlling the electric power supplied to a modem.
  90. James H. Ewertz, Method of dynamically changing the lowest sleeping state in ACPI.
  91. Shorter David U. (Lewisville TX), Method to manage concurrent execution of a distributed application program by a host computer and a large plurality of i.
  92. Garney John I., Method to reduce system bus load due to USB bandwidth reclamation.
  93. John I. Garney, Method to reduce system bus load due to USB bandwidth reclamation.
  94. Watanabe Minoru (Tokyo JPX), Microcomputer which enters sleep mode for a predetermined period of time on response to an activity of an input/output d.
  95. Kimura Takayuki Dan ; Chan Kam Yuen ; Chamberlain Roger D. ; Livingston Richard A., Mobile computing systems which automatically reconfigure to operate any devices attached to a docking module upon connection to the docking station.
  96. McNally Lance (Townsend MA) Morley Peter (Pepperell MA), Modem backplane interconnections.
  97. Crane, Jr., Stanford W., Modular architecture for high bandwidth computers.
  98. Thomas P. de Vries, Modular fault tolerant power distribution system.
  99. Fung Henry Tat-Sang, Multi-mode power switching for computer systems.
  100. Fung,Henry T., Multi-server and multi-CPU power management system and method.
  101. Fung Henry Tat-Sang, Multi-state power management for computer systems.
  102. Satoh Tatsuo,JPX, On-line module replacement system.
  103. Kato Mitsuharu (Aichi JPX), One-chip data processing device including low voltage detector.
  104. Hirosawa Toshio (Machida JPX) Kurihara Jun\ichi (Mitaka JPX), Operation monitoring and controlling apparatus for computer system.
  105. Jann Peter C., Optical sensor with an elliptical illumination spot.
  106. Golden, David; Mazur, Dennis; Bracken, Richard Edward, Partition formation using microprocessors in a multiprocessor computer system.
  107. Crane ; Jr. Stanford W. ; Smith Bruce A. ; Vanderslice Edward R., Passive backplane capable of being configured to a variable data path width corresponding to a data size of the pluggable CPU board.
  108. Mittal Millind ; Valentine Robert,ILX, Performance throttling to reduce IC power consumption.
  109. Nagae Akihito (Tokyo JPX), Personal computer for cutting off power when a lock mechanism of hard disk pack is released.
  110. Culley Paul R. (Cypress TX), Personal computer having normal and high speed execution modes.
  111. Hetzler Steven Robert, Portable computer with adaptive demand-driven power management.
  112. Olson, Anthony; Beckman, Jerry L., Portable computer with enhanced performance management.
  113. Fung Henry T. S. (San Jose CA), Power conservation apparatus having multiple power reduction levels dependent upon the activity of the computer system.
  114. Whittaker Bruce E. (San Juan Capistrano CA) Jeppesen ; III James H. (El Toro CA) Sharp Larry D. (San Juan Capistrano CA), Power control network for multiple digital modules.
  115. Jeppesen ; III James H. (El Toro CA) Whittaker Bruce E. (San Juan Capistrano CA), Power control network using reliable communications protocol.
  116. Kuzawinski Mark J. (Maine NY) Zielinski Edward J. (Endicott NY), Power controller for permitting multiple processors to power up shared input/output devices and inhibit power down until.
  117. Tavallaei Siamak ; Olson Robert F., Power interlock with fault indicators for computer system.
  118. Smith R. Steven (Saratoga CA) Hanlon Mike S. (San Jose CA) Bailey Robert L. (San Jose CA), Power management for a laptop computer with slow and sleep modes.
  119. Howard, Brian D.; Culbert, Michael F., Power management for computer systems.
  120. De Nicolo Maurilio Tazio, Power management system for modular electronics.
  121. Yasuo Sugahara JP; Yumi Satomi GB, Power save function remote control method, information processing apparatus and storage medium which perform central management and control of power save mode for plural apparatuses.
  122. Frane Terrie L. (Bloomingdale IL), Power saving arrangement for a clocked digital circuit.
  123. Lam Noly Y. ; Liu Franklin Mark ; Simmons Lynn Eugene, Power sequencing in a data processing system.
  124. De Nicolo Maurilio Tazio, Power supervisor for electronic modular system.
  125. Yamasaki Takuma (Tokyo JPX) Saito Yuuichi (Tokyo JPX), Power supply and method for use in a computer system to confirm a save operation of the computer system and to stop a su.
  126. Fairbanks John P. (Sunnyvale CA) Yuan Andy C. (Saratoga CA), Power supply and oscillator for a computer system providing automatic selection of supply voltage and frequency.
  127. Christian Ronald W. (Indianapolis IN) Kutzavitch Walter G. (Indianapolis IN), Power supply circuit for a data processor.
  128. Cratty William E., Power system.
  129. Juzswik David L. (Dearborn Heights MI) Webb Nathaniel (Detroit MI) Floyd William M. (Livonia MI), Power-conserving control system for turning-off the power and the clocking for data transactions upon certain system ina.
  130. Dirnberger, Denise; Starkson, Ross O., Prioritized dynamic memory allocation of arrhythmia episode detail collection.
  131. Rosch Winn L. (Shaker Heights OH), Process and apparatus for reducing power usage microprocessor devices operating from stored energy sources.
  132. Kitajima Hiroyuki (Yokohama JPX) Ohmachi Kazuhiko (Yokohama JPX), Processing request allocator for assignment of loads in a distributed processing system.
  133. Tjandrasuwita Ignatius, Programmable and flexible power management unit.
  134. Maloy, Joseph M.; Kimminau, Michael Darrell; Soulier, Paul Ernest, Programmable computerize enclosure module for accommodating SCSI devices and associated method of configuring operation features thereof.
  135. Dea Frank ; Lam Son Hung ; Shepler Spencer ; Tsao Gary Yuh, Programmable power management system and method for network computer stations.
  136. Trinh Cuong O. (Daly City CA) Win Vincent (Milpitas CA) Kwan Mark (Milpitas CA), Programmable sense amplifier power reduction.
  137. Harvey Ian E. (El Toro CA) Malinowski Christopher W. (Melbourne Beach FL), Programmable speed/power arrangement for integrated devices having logic matrices.
  138. Barraza Steven (Santa Clara CA) Feldmeyer Mark (San Jose CA) Black William (San Jose CA) Hassur Thomas (San Jose CA), Pry-in/pry-out disk drive receptacle.
  139. LaVaughn F. Watts, Jr. ; Steven J. Wallace, Real-time power conservation for electronic device having a processor.
  140. Watts ; Jr. LaVaughn F. (Temple TX) Wallace Steven J. (Temple TX), Real-time power conservation for portable computers.
  141. Chiu, Manfred F.; Hill, Gregory C.; Buckley, Clifford James; Holten, Jens Arne; Eich, Steven A.; Grimes, Michael E.; Sudhakar, Yerrapalli R.; Peck, Anthony Peter, SVC signaling system and method.
  142. Hickman, Robert Chris; DeMello, Marco A., Scalable storage system supporting multi-level query resolution.
  143. Barker ; III Charles R. (Harvard MA) White Robert V. (Hudson MA) Bartoszek John T. (Bolton MA), Semiconductor junction temperature emulator.
  144. Asano Masamichi (Tokyo JPX) Iwahashi Hiroshi (Yokohama JPX), Semiconductor memory device.
  145. Settles Steven ; Benzie Thomas, Sleep mode for vehicle monitoring system.
  146. Khan Rashid N. (Cupertino CA) Chen Cheng (San Jose CA) Cheng Chien-Feng (Cupertino CA) Verstegen Brian (Sunnyvale CA) Cheng Win-Sheng (Cupertino CA) Gollabinnie Aurav (San Jose CA), Sleep mode refresh apparatus.
  147. Smith Robert L., Smart switch.
  148. Dreiman Nelik I. (Tipton MI), Sound and vibration absorbing damper.
  149. Nocilini, John D.; Sharp, Ronald E.; Cuadra, Emilio J., Stanby mode controller utilizing microprocessor.
  150. Kitchin, David A., Synchronous clock stopper for microprocessor.
  151. Davis Walter L. (Plantation FL) Herold Barry W. (Lauderhill FL) Little Wendell L. (Austin TX), Synthesized clock microcomputer with power saving.
  152. Fung,Henry T., System and method for activity or event based dynamic energy conserving server reconfiguration.
  153. Lavelle, Carol A.; Yu, Joyce Z.; Sultan, Eric G., System and method for directing access from a framebuffer to a virtual framebuffer when the framebuffer is powered off in a power management mode.
  154. Dewa Koichi,JPX ; Yamaki Masayo,JPX ; Sato Fumitaka,JPX, System and method for dynamically controlling processing speed of a computer in response to user commands.
  155. Kuemerle Mark William, System and method for power optimization in parallel units.
  156. Cobb Paul R. (Raleigh NC) Lennon Christopher J. (Cary NC) Long Kenneth J. (Cary NC), System and method for software error early detection and data capture.
  157. Velasco Francisco ; Phung Xuyen N. ; Mitchell Phillip M. ; Fung Henry T., System and method for task performance based dynamic distributed power management in a computer system and design method therefor.
  158. Fung, Henry Tat-Sang, System and method of computer operating mode clock control for power consumption reduction.
  159. Fung Henry Tat-Sang, System and method of computer operating mode control for power consumption reduction.
  160. Nishiura Yoshikazu (Yamatokoriyama JPX) Mineyama Takitsugu (Nara JPX) Inoue Kazuo (Kashihara JPX), System clock generator in integrated circuit.
  161. Stelliga, Tony, System for multi-layer broadband provisioning in computer networks.
  162. Pearce John J. (Del Valle TX) Walker Jim (Cedar Park TX) Zeller Charles P. (Austin TX) Jones Craig S. (Austin TX), System for reducing power consumption in computers.
  163. Garnett, Paul J., System for suspending power to a field replaceable unit upon receiving fault signal and automatically reapplying power thereto after the replacement unit is secured in position.
  164. Fung,Henry T., System, architecture, and method for logical server and other network devices in a dynamically configurable multi-server network environment.
  165. Fung, Henry T., System, method, and architecture for dynamic server power management and dynamic workload management for multi-server environment.
  166. Bhatia, Rakesh; Reinhardt, Dennis; Cooper, Barnes, Thermal management in a system.
  167. Skinner Gary R. ; Lehman Michael G., Time and work tracker with hardware abstraction layer.
  168. Mensch ; Jr. William D. (1924 E. Hope St. Mesa AZ 85203), Topography of CMOS microcomputer integrated circuit chip including core processor and memory, priority, and I/O interfac.
  169. Prager Jay M. (Nashua NH) Sadlow Joseph F. (North Reading MA) Nitzsche John K. (Concord MA) Nikonchuk Thomas A. (Tewskbury MA) Farrand John E. (Nashua NH) Gonzales Roman (Andover MA) Matsumoto Hirosh, Universal input/output system construction for programmable controllers.
  170. Corrington Richard A. ; Buu Steve M. ; Gordon Alan B., User configurable raid system with multiple data bus segments and removable electrical bridges.
  171. Bausch James F. ; Van Brocklin Andrew L. ; Stryker Chadwick W., Voltage control of integrated circuits.
  172. Tietjen Donald L. (Austin TX), Wait mode power reduction system and method for data processor.
  173. Leymann, Frank; Roller, Dieter, Workload balancing in clustered application servers.
  174. Bainbridge Andrew John,GBX ; Cocks Stephen James,GBX ; Ferguson Donald Francis ; Freund Thomas,GBX ; Leff Avraham ; Normington Glyn,GBX ; Rayfield James Thomas ; Storey Robert Anthony,GBX, Workload management in a client-server network with distributed objects.

이 특허를 인용한 특허 (57)

  1. Bird, Paul M.; Kalmuk, David; Rees, Stephen; Walkty, Scott D., Adaptive resource usage limits for workload management.
  2. Bird, Paul Miller; Kalmuk, David; Rees, Stephen; Walkty, Scott Douglas, Adaptive resource usage limits for workload management.
  3. Fung, Henry T., Apparatus and method for modular dynamically power managed power supply and cooling system for computer systems, server applications, and other electronic devices.
  4. Fung, Henry T., Apparatus, architecture, and method for integrated modular server system providing dynamically power-managed and work-load managed network devices.
  5. Nolterieke, Michael H.; Pagan, William G., Chassis power allocation using expedited power permissions.
  6. Groover, Michael P.; Han, Robin; Lin, Edward H.; Su, Yan; Tang, Wei; Zhao, Ming Zhi; Zhou, Yi, Cloud infrastructure for reducing storage facility code load suspend rate by redundancy check.
  7. Groover, Michael P.; Han, Robin; Lin, Edward H.; Su, Yan; Tang, Wei; Zhao, Ming Zhi; Zhou, Yi, Cloud infrastructure for reducing storage facility code load suspend rate by redundancy check.
  8. Oh, Soo-Cheol; Kim, Seong-Woon; Kim, Myung-Joon, Cluster system with reduced power consumption and power management method thereof.
  9. Diao, Yixin; Shaikh, Hidayatullah Habeebullah; Surendra, Maheswaran, Cross-tier management in multi-tier computing system architecture.
  10. Belady, Christian L.; Larus, James R.; Reed, Danny A.; Borgs, Christian H.; Chayes, Jennifer Tour; Lobel, Ilan; Menache, Ishai; Nazerzadeh, Hamid; Jain, Navendu, Data center system that accommodates episodic computation.
  11. Belady, Christian L.; Larus, James R.; Reed, Danny A.; Borgs, Christian H.; Chayes, Jennifer Tour; Lobel, Ilan; Menache, Ishai; Nazerzadeh, Hamid; Jain, Navendu, Data center system that accommodates episodic computation.
  12. Jain, Navendu, Dynamic application placement based on cost and availability of energy in datacenters.
  13. Jain, Navendu; Buchbinder, Niv; Menache, Ishai, Dynamically placing computing jobs.
  14. Takada, Hideyo; Ochiai, Shingo, Electronic unit, electronic system, and containing device.
  15. Jain, Navendu; Williams, Charles J.; Larus, James; Reed, Dan, Energy-aware server management.
  16. Manne, Srilatha; Desikan, Rajagopalan; Pant, Sanjay; Kim, Youngtaek, Guardband reduction for multi-core data processor.
  17. Liu, Jie; Janous, Brian; McKnight, Gregory Joseph; James, Sean; Bianchini, Ricardo, Management of computing devices using modulated electricity.
  18. Klein, Matthew D., Managing data center resources.
  19. Petrick, Bruce, Method and apparatus for power savings in a multi-threaded processor using a symbol gated with a clock signal.
  20. Wan, Lei; Almgren, Magnus; Tidestav, Claes, Method and arrangement for mutual information based power control.
  21. Harchol-Balter, Mor; Gandhi, Anshul; Das, Rajarshi; Kephart, Jeffrey, Power budget allocation in multi-processor systems.
  22. Manne, Srilatha; Pant, Sanjay; Kim, Youngtaek; Schulte, Michael J., Power control for multi-core data processor.
  23. Suzuki, Takahisa; Miyake, Hideo, Power management circuit, power management method and power management program for controlling power supplied to functional blocks in integrated circuits.
  24. Lin, Ruei Ling; Lai, Jiin; Kuo, Hung Yi, Power management system with a bridge logic having analyzers for monitoring data quantity to modify operating clock and voltage of the processor and main memory.
  25. Horvitz, Eric J.; Belady, Christian L., Precomputation for data center load balancing.
  26. Bandholz, Justin Potok; Pagan, William Gabriel; Piazza, William Joseph, Reducing subsystem energy costs.
  27. Longobardi, Giuseppe; MacLellan, Scot; Santoli, Giulio, Regulating the temperature of a datacenter.
  28. Schulist, Matthias; Frank, Georg; Schotten, Hans, Requesting and controlling access in a wireless communications network.
  29. Jain, Navendu; Menache, Ishai, Resource management for cloud computing platforms.
  30. Jain, Navendu; Menache, Ishai, Resource management for cloud computing platforms.
  31. Janous, Brian; McKnight, Gregory Joseph; James, Sean; Bianchini, Ricardo; Liu, Jie, Server installation as a grid condition sensor.
  32. Pittelko, Michael H., Single-level cell and multi-level cell hybrid solid state drive.
  33. Aszmann, Lawrence E.; Klemm, Michael J.; Pittelko, Michael H., Solid state drive data storage system and method.
  34. Aszmann, Lawrence E.; Klemm, Michael J.; Pittelko, Michael H., Solid state drive data storage system and method.
  35. Klemm, Michael J.; Uttormark, Michael J., System and method for raid management, reallocation, and restriping.
  36. Klemm, Michael J.; Uttormark, Michael J., System and method for raid management, reallocation, and restriping.
  37. Klemm, Michael J.; Uttormark, Michael J., System and method for raid management, reallocation, and restriping.
  38. Aszmann, Lawrence E.; Klemm, Michael J., System and method for transferring data between different raid data storage types for current data and replay data.
  39. Thomson, Steven S.; Iranli, Ali; Drop, Michael J.; Cuppu, Vinodh R.; Chun, Christopher Kong Yee; Xue, Tao; Lo, Haw-Jing; Kahn, Moinul H., System and method of monitoring a central processing unit in real time.
  40. Thomson, Steven S.; Iranli, Ali; Drop, Michael J.; Cuppu, Vinodh R.; Chun, Christopher Kong Yee; Xue, Tao; Lo, Haw-Jing; Khan, Moinul H., System and method of monitoring a central processing unit in real time.
  41. Naffziger, Samuel D.; Petry, John P.; Bondalapati, Kiran; Hughes, William A., System for processor power limit management.
  42. Fung, Henry T., System, method, and architecture for dynamic server power management and dynamic workload management for multi-server environment.
  43. Fung, Henry T., System, method, and architecture for dynamic server power management and dynamic workload management for multi-server environment.
  44. Fung, Henry T., System, method, architecture, and computer program product for dynamic power management in a computer system.
  45. Nandyalam, Rajesh; Steir, Stephen C.; Onffroy, Joshua P., Systems and methods for physical and logical resource profiling, analysis and behavioral prediction.
  46. Cameron, Kirk; Turner, Joseph, Systems, devices, and/or methods for managing energy usage.
  47. Soran, Philip E.; Guider, John P.; Aszmann, Lawrence E.; Klemm, Michael J., Virtual disk drive system and method.
  48. Soran, Philip E.; Guider, John P.; Aszmann, Lawrence E.; Klemm, Michael J., Virtual disk drive system and method.
  49. Soran, Philip E.; Guider, John P.; Aszmann, Lawrence E.; Klemm, Michael J., Virtual disk drive system and method.
  50. Soran, Philip E.; Guider, John P.; Aszmann, Lawrence E.; Klemm, Michael J., Virtual disk drive system and method.
  51. Soran, Philip E.; Guider, John P.; Aszmann, Lawrence E.; Klemm, Michael J., Virtual disk drive system and method.
  52. Soran, Philip E.; Guider, John P.; Aszmann, Lawrence E.; Klemm, Michael J., Virtual disk drive system and method.
  53. Soran, Philip E.; Guider, John P.; Aszmann, Lawrence E.; Klemm, Michael J., Virtual disk drive system and method.
  54. Soran, Philip E.; Guider, John P.; Aszmann, Lawrence E.; Klemm, Michael J., Virtual disk drive system and method.
  55. Soran, Philip E.; Guider, John P.; Aszmann, Lawrence E.; Klemm, Michael J., Virtual disk drive system and method.
  56. Soran, Philip E.; Guider, John P.; Aszmann, Lawrence E.; Klemm, Michael J., Virtual disk drive system and method.
  57. Soran, Philip E.; Guider, John P.; Aszmann, Lawrence E.; Klemm, Michael J., Virtual disk drive system and method.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로