최소 단어 이상 선택하여야 합니다.
최대 10 단어까지만 선택 가능합니다.
다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
NTIS 바로가기다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
DataON 바로가기다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
Edison 바로가기다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
Kafe 바로가기국가/구분 | United States(US) Patent 등록 |
---|---|
국제특허분류(IPC7판) |
|
출원번호 | US-0093156 (2002-03-05) |
등록번호 | US-7489779 (2009-02-10) |
발명자 / 주소 |
|
출원인 / 주소 |
|
대리인 / 주소 |
|
인용정보 | 피인용 횟수 : 7 인용 특허 : 380 |
An integrated circuit for implementing the secure hash algorithm is provided. According to one aspect of the integrated circuit, the integrated circuit includes a data path and a controller controlling operation of the data path. According to another aspect of the integrated circuit, the data path i
An integrated circuit for implementing the secure hash algorithm is provided. According to one aspect of the integrated circuit, the integrated circuit includes a data path and a controller controlling operation of the data path. According to another aspect of the integrated circuit, the data path is capable of handling each round of processing reiteratively. The controller further includes an address control module and a finite state machine.
What is claimed is: 1. An integrated circuit for implementing a secure hash algorithm, comprising: a data path configured to process an input message by performing rounds of the secure hash algorithm, the data path comprising hardware components that are reconfigurable; and a controller configured
What is claimed is: 1. An integrated circuit for implementing a secure hash algorithm, comprising: a data path configured to process an input message by performing rounds of the secure hash algorithm, the data path comprising hardware components that are reconfigurable; and a controller configured to control operation of the data path in performing the rounds of the secure hash algorithm, the controller comprising hardware components including an address control module and a finite state machine that cooperate with each other to provide control bits and physical memory addresses during each round of the secure hash algorithm; wherein at least some of the hardware components of the data path are reconfigured during each round of the secure hash algorithm in response to the control bits provided during each round of the secure hash algorithm; and wherein variable values stored in a variable memory are provided to the data path for processing during each round of the secure hash algorithm in response to the physical memory addresses provided during each round of the secure hash algorithm. 2. The integrated circuit of claim 1 wherein the control bits and the physical memory addresses are provided during each round of the secure hash algorithm to enable the data path to perform reiterative processing of each round of the secure hash algorithm. 3. The integrated circuit of claim 1 wherein the address control module includes: a code memory configured to store codes that are used to direct performance of each round of the secure hash algorithm, the codes comprising the control bits provided during each round of the secure hash algorithm and address information for generating the physical memory addresses provided during each round of the secure hash algorithm. 4. The integrated circuit of claim 3 wherein the variables include longwords, intermediate variables, initialization constants, and processing constants. 5. The integrated circuit of claim 3 wherein the address control module further includes: a modulo counter configured to fetch the codes in the code memory that are used to direct performance of each round of the secure hash algorithm; and an address generator configured to generate the physical memory addresses based on the address information in the codes that are used to direct performance of each round of the secure hash algorithm. 6. The integrated circuit of claim 5 wherein: the finite state machine provides state information regarding the state of the implementation of the secure hash algorithm; and the address generator generates the physical memory addresses during each round of the secure hash algorithm further based upon the state information provided by the finite state machine. 7. The integrated circuit of claim 1 wherein: the finite state machine provides state information regarding the state of the secure hash algorithm; and the address control module provides the control bits and the physical memory addresses during each round of the secure hash algorithm based upon the state information provided by the finite state machine. 8. The integrated circuit of claim 1 wherein the integrated circuit further comprises the variable memory. 9. A network communication device having the integrated circuit of claim 1. 10. An integrated circuit for implementing a secure hash algorithm with multiple rounds, comprising: a data path circuit comprising the following hardware components: a variable memory; a first multiplexor coupled to the variable memory; a first register coupled to the first multiplexor; a shifter coupled to the first register; an arithmetic logic unit coupled to the shifter and the first multiplexor; a second register coupled to the arithmetic logic unit; and a second multiplexor coupled to the second register, the variable memory and the arithmetic logic unit; and a controller configured to control operation of the data path circuit, comprising: a finite state machine; and an address control module operable in conjunction with the finite state machine to generate physical memory addresses and control bits during each round of the secure hash algorithm: wherein at least some of the hardware components of the data path circuit are reconfigurable and are reconfigured during each round of the secure hash algorithm in response to the control bits provided during each round of the secure hash algorithm; and wherein the variable memory provides variable values during each round of the secure hash algorithm for processing by others of the hardware components of the data path circuit in response to the physical memory addresses provided during each round of the secure hash algorithm. 11. The integrated circuit of claim 10 wherein the address control module further includes: a code memory configured to store codes that are used to direct performance of each round of the secure hash algorithm, the codes comprising the control bits provided during each round of the secure hash algorithm and address information for generating the physical memory addresses provided during each round of the secure hash algorithm. 12. The integrated circuit of claim 11 wherein the address control module further includes: a modulo counter configured to fetch the codes in the code memory that are used to direct performance of each round of the secure hash algorithm; and an address generator configured to generate the physical memory addresses based on the address information in the codes that are used to direct performance of each round of the secure hash algorithm. 13. The integrated circuit of claim 12 wherein: the finite state machine provides state information regarding the state of the implementation of the secure hash algorithm; and the address generator generates the physical memory addresses during each round of the secure hash algorithm further based upon the state information provided by the finite state machine. 14. The integrated circuit of claim 10 wherein the variables include longwords, intermediate variables, initialization constants, and processing constants. 15. A communication device having the integrated circuit of claim 10. 16. The integrated circuit of claim 10 wherein the control bits and the physical memory addresses are provided during each round of the secure hash algorithm to enable the data path circuit to perform reiterative processing of each round of the secure hash algorithm. 17. The integrated circuit of claim 10 wherein: the finite state machine provides state information regarding the state of the secure hash algorithm; and the address control module provides the control bits and the physical memory addresses during each round of the secure hash algorithm based upon the state information provided by the finite state machine. 18. A method of implementing multiple rounds of a secure hash algorithm, the method comprising: configuring a reconfigurable hardware data path to process an input message by performing rounds of the secure hash algorithm, the data path comprising hardware components that are reconfigurable; and configuring a reconfigurable hardware controller including a finite state machine to control operation of the data path during each round, and an address control module, the address control module and the finite state machine cooperating with each other to provide control bits and physical memory addresses during each round of the secure hash algorithm; wherein at least some of the hardware components of the data path are reconfigured during each round of the secure hash algorithm in response to the control bits provided during each round of the secure hash algorithm; and wherein variable values stored in a variable memory are provided to the data path for processing during each round of the secure hash algorithm in response to the physical memory addresses provided during each round of the secure hash algorithm. 19. The method of claim 18, wherein the control bits and the physical memory addresses are provided during each round of the secure hash algorithm to enable the data path to perform reiterative processing of each round of the secure hash algorithm. 20. The method of claim 18, wherein the address control module includes: a code memory configured to store of codes that are used to direct performance of each round of the secure hash algorithm, the codes comprising the control bits provided during each round of the secure hash algorithm and address information for generating the physical memory addresses provided during each round of the secure hash algorithm. 21. The method of claim 18, wherein the variables include longwords, intermediate variables, initialization constants, and processing constants.
Copyright KISTI. All Rights Reserved.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.