Interconnection and input/output resources for programmable logic integrated circuit devices
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-025/00
H03K-019/177
출원번호
US-0888317
(2007-07-30)
등록번호
US-7492188
(2009-02-17)
발명자
/ 주소
Ngai,Tony
Pedersen,Bruce
Shumarayev,Sergey
Schleicher,James
Huang,Wei Jen
Hutton,Michael
Maruri,Victor
Patel,Rakesh
Kazarian,Peter J.
Leaver,Andrew
Mendel,David W.
Park,Jim
출원인 / 주소
Altera Corporation
대리인 / 주소
Ropes & Gray LLP
인용정보
피인용 횟수 :
7인용 특허 :
149
초록▼
A programmable logic integrated circuit device has a plurality of regions of programmable logic disposed on the device in a plurality of intersecting rows and columns of such regions. Interconnection resources (e.g., interconnection conductors, signal buffers/drivers, programmable connectors, etc.)
A programmable logic integrated circuit device has a plurality of regions of programmable logic disposed on the device in a plurality of intersecting rows and columns of such regions. Interconnection resources (e.g., interconnection conductors, signal buffers/drivers, programmable connectors, etc.) are provided on the device for making programmable interconnections to, from, and/or between the regions. At least some of these interconnection resources are provided in two forms that are architecturally similar (e.g., with similar and substantially parallel routing) but that have significantly different signal propagation speed characteristics. For example, a major or larger portion of such dual-form interconnection resources may have what may be termed normal signal speed, while a smaller minor portion may have significantly faster signal speed. Secondary (e.g., clock and clear) signal distribution may also be enhanced, and so may be input/output circuitry and cascade connections between adjacent or nearby logic modules on the device.
대표청구항▼
The invention claimed is: 1. An integrated circuit device, comprising: a multi-dimensional interconnection network; and a plurality of input/out (I/O) cells located within the multi-dimensional interconnection network, each having a plurality of input terminals and at least one output terminal, whe
The invention claimed is: 1. An integrated circuit device, comprising: a multi-dimensional interconnection network; and a plurality of input/out (I/O) cells located within the multi-dimensional interconnection network, each having a plurality of input terminals and at least one output terminal, wherein: a first subset of conductors is configured to form part of a normal-speed portion of the interconnection network; and a second subset of conductors is configured to form part of a second high-speed portion of the interconnection network, wherein each of the conductors of the high-speed portion is programmable to make at least part of a connection between the output terminal of substantially any one of the I/O cells and at least one of the input terminals of substantially any of the I/O cells. 2. The device defined in claim 1, wherein the first subset in each of the I/O cells includes more of the conductors of that I/O cell than the second subset of that I/O cell includes. 3. The device defined in claim 2, wherein the first subset in each of the I/O cells includes in the range from about 67% to about 80% of the conductors in that I/O cell. 4. The device defined in claim 1, wherein the high-speed portion includes a plurality of interconnection conductors, each I/O cell being associated with circuitry that can programmably select any of at least a subplurality of the output terminals of the I/O cells for connection to that interconnection conductor. 5. The device defined in claim 1, wherein the high-speed portion is configured to provide signal routing which is alternative to routing for the same connection through the normal-speed portion, the alternative routing through the high-speed portion being substantially faster than routing through the normal-speed portion to which the alternative routing is alternative. 6. The device defined in claim 1, wherein the I/O cells are disposed on the device in a two-dimensional array of intersecting rows and columns of the I/O cells, wherein the interconnection network includes a group of horizontal interconnection conductors associated with an extending along each of the rows, a group of vertical interconnection conductors associated with and extending along each of the columns, and programmable connectors configured to selectively interconnect horizontal and vertical interconnection conductors, and wherein a first subset of the conductors in each of the groups is configured to form part of the normal-speed portion of the interconnection network, and a second subset of the conductors in each of the groups is configured to form part of the high-speed portion of the interconnection network. 7. The device defined in claim 6, wherein the programmable connectors include a first subset of the connectors that are configured to selectively interconnect horizontal and vertical interconnection conductors in the first subsets of the conductors but not horizontal and vertical interconnection conductors in the second subsets of the conductors. 8. The device defined in claim 6, wherein the programmable connectors include a second subset of the connectors that are configured to selectively interconnect horizontal and vertical interconnection conductors in the second subsets of the conductors but not horizontal and vertical interconnection conductors in the first subsets of the conductors. 9. The device defined in claim 8, wherein the programmable connectors include a second subset of the connectors that are configured to selectively interconnect horizontal and vertical interconnection conductors in the second subsets of the conductors but not horizontal and vertical interconnection conductors in the first subsets of the conductors. 10. The device defined in claim 9, wherein each of the programmable connectors includes a signal driver, and wherein the signal drivers of the second subset of the connectors are larger and more powerful than the signal drivers of the first subset of conductors. 11. The device defined in claim 6, wherein the conductors in the second subset of the conductors in each of the groups are wider than the conductors in the first subset of the conductors in that group. 12. The device defined in claim 6, wherein the conductors in the second subset of the conductors in each of the groups are spaced more widely from other conductors than the conductors in the first subset of the conductors in that group. 13. The device defined in claim 1, wherein the interconnection network further includes programmable circuitry configured to apply signals from at least some of the I/O cells to at least one input terminal of that I/O cell, the programmable circuitry including connection paths that are more direct for signals from conductors in the second subset of the conductors associated with that I/O cell than for signals from conductors in the first subset of the conductors associated with that I/O cell. 14. The device defined in claim 6, further comprising: a plurality of high-speed regional interconnection conductors associated with and extending along each of a plurality of subsets of multiple adjacent I/O cells in each of the rows. 15. The device defined in claim 14, wherein each of the high-speed regional interconnection conductors is configured for programmable connection to the output terminal of the one of the associated I/O cells that is approximately centered amid the multiple adjacent I/O cells associated with the high-speed regional interconnection conductor. 16. The device defined in claim 15, wherein each of the high-speed regional interconnection conductors associated with each I/O cell is programmably connectable to at least one input terminal of substantially any of the I/O cells associated with the high-speed local interconnection conductor. 17. The device defined in claim 6, further comprising a bridging interconnection conductor associated with each adjacent pair of I/O cells in each column and configured to convey a signal from one of the I/O cells in the associated pair only to programmable output circuitry associated with the other I/O cell in that pair, the output circuitry being configured to selectively apply a signal on the bridging interconnection conductor to the interconnection network in lieu of the signal from the output terminal of the other I/O cell in that pair. 18. A digital processing system comprising: processing circuitry; a memory coupled to the processing circuitry; and an integrated circuit device as defined in claim 1 coupled to the processing circuitry and the memory. 19. A printed circuit board on which is mounted an integrated circuit device as defined in claim 1. 20. The device defined in claim 19, further comprising: a memory mounted on the printed circuit board and coupled to the integrated circuit device. 21. The device defined in claim 1, wherein the integrated circuit device comprises a programmable logic device. 22. The device defined in claim 1, further comprising a plurality of logic regions arranged in the multi-dimensional interconnection network.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (149)
Sung Chiakang (Milpitas CA) Chang Wanli (Saratoga CA) Huang Joseph (San Jose CA), Apparatus for serial reading and writing of random access memory arrays.
Rose Jonathan (215 Howland Avenue Toronto CAX M5R 3B7) Betz Vaughn (10 Passy Crescent North York CAX M3J 3K9), Complementary architecture for field-programmable gate arrays.
Chang Norman H. (Fremont CA) Chang Keh-Jeng (Sunnyvale CA) Lee Keunmyung (Redwood City CA) Oh Soo-Young (Fremont CA), Computer-aided design methods and apparatus for multilevel interconnect technologies.
Freeman ; deceased Ross H. (late of San Jose CA by Dennis Hersey ; executor), Configurable electrical circuit having configurable logic elements and configurable interconnects.
Young Steven P. ; Bapat Shekhar ; Chaudhary Kamal ; Bauer Trevor J. ; Iwanczuk Roman, Configurable logic element with ability to evaluate five and six input functions.
Reddy Srinivas T. ; Lane Christopher F. ; Mejia Manuel ; Cliff Richard G. ; Veenstra Kerry, Dual-port programmable logic device variable depth and width memory array.
DeHon Andre ; Knight ; Jr. Thomas F. ; Tau Edward ; Bolotski Michael ; Eslick Ian ; Chen Derrick ; Brown Jeremy, Dynamically programmable gate array with multiple contexts.
Tavana Danesh (Mountain View CA) Yee Wilson K. (Tracy CA) Holen Victor A. (Saratoga CA), FPGA architecture with repeatable tiles including routing matrices and logic matrices.
Casselman Steven Mark (Reseda CA), FPGA virtual computer for executing a sequence of program instructions by successively reconfiguring a group of FPGA in.
Agrawal Om P. (San Jose CA) Landers George H. (Mountain View CA) Schmitz Nicholas A. (Cupertino CA) Moench Jerry D. (Austin TX) Ilgenstein Kerry A. (Austin TX), Family of multiple segmented programmable logic blocks interconnected by a high speed centralized switch matrix.
Steele Randy Charles ; Chinnow ; Jr. Duane H., Field programmable gate array with high speed SRAM based configurable function block configurable as high performance logic or block of SRAM.
Plants William C. (Santa Clara CA) Kaptanoglu Sinan (San Carlos CA) Lien Jung-Cheun (San Jose CA) Chan King W. (Los Altos CA) El-Ayat Khaled A. (Cupertino CA), Flexible FPGA input/output architecture.
Ho Walford W. (Saratoga CA) Chen Chao-Chiang (Cupertino CA) Yang Yuk Y. (Foster City CA), Hierarchically-structured programmable logic array and system for interconnecting logic elements in the logic array.
Pedersen Bruce B. (Santa Clara CA) Chiang David (Saratoga CA) Heile Francis B. (Santa Clara CA) McClintock Cameron (Mountain View CA) So Hock-Chuen (Redwood City CA) Watson James A. (Santa Clara CA), High-density erasable programmable logic device architecture using multiplexer interconnections.
Andrews William B. ; Britton Barry K. ; Hickey Thomas J. ; Modo Ronald T. ; Nguyen Ho T. ; Schadt Lorraine L. ; Singh Satwant, Hybrid programmable gate arrays.
Agrawal Om P. ; Sharpe-Geisler Bradley A. ; Tobey John D. ; Tran Giap H., Input/output block (IOB) connections to MaxL lines, nor lines and dendrites in FPGA integrated circuits.
Pierce Kerry M. (Canby OR) Erickson Charles R. (Fremont CA) Huang Chih-Tsung (Burlingame CA) Wieland Douglas P. (Sunnyvale CA), Interconnect architecture for field programmable gate array using variable length conductors.
Tony Ngai ; Bruce Pedersen ; Sergey Shumarayev ; James Schleicher ; Wei-Jen Huang ; Michael Hutton ; Victor Maruri ; Rakesh Patel ; Peter J. Kazarian ; Andrew Leaver ; David W. Mendel ; Ji, Interconnection and input/output resources for programmable logic integrated circuit devices.
Noto Richard (Maple Shade NJ) Smith David C. (Williamstown NJ), Logic cell placement method in computer-aided-customization of universal arrays and resulting integrated circuit.
Cliff Richard G. (Santa Clara CA) Cope L. Todd (San Jose CA) Veenstra Kerry (Concord CA) Pedersen Bruce B. (Santa Clara CA), Look up table implementation of fast carry for adders and counters.
Lane Christopher F. (Campbell CA) Reddy Srinivas T. (Santa Clara CA) Wang Bonnie I. (Cupertino CA), Means and apparatus to minimize the effects of silicon processing defects in programmable logic devices.
Chan Andrew K. (Palo Alto CA) Birkner John M. (Portola Valley CA) Chua Hua-Thye (Los Altos Hills CA), Programmable application specific integrated circuit and logic cell therefor.
McCollum John L. (Saratoga CA) El Gamal Abbas A. (Palo Alto CA) Greene Jonathan W. (Palo Alto CA), Programmable interconnect architecture having interconnects disposed above function modules.
Pass Christopher J. ; Sansbury James D. ; Madurawe Raminda U. ; Turner John E. ; Patel Rakesh H. ; Wright Peter J., Programmable interconnect junction.
Hartmann Robert F. (San Jose CA) Chan Yiu-Fai (Saratoga CA) Frankovich Robert (Cupertino CA) Ou Jung-Hsing (Sunnyvale CA), Programmable logic array device using EPROM technology.
Hartmann Robert F. (San Jose CA) Wong Sau-Ching (Hillsborough CA) Chan Yiu-Fai (Saratoga CA) Ou Jung-Hsing (Sunnyvale CA), Programmable logic array device using EPROM technology.
Hartmann Robert F. (San Jose CA) Wong Sau-Ching (Hillsborough CA) Chan Yiu-Fai (Saratoga CA) Ou Jung-Hsing (Sunnyvale CA), Programmable logic array device using EPROM technology.
Leong William W. (San Francisco CA) Cliff Richard G. (Milpitas CA) McClintock Cameron (Mountain View CA), Programmable logic array device with grouped logic regions and three types of conductors.
McClintock Cameron (Mountain View CA) Leong William (San Francisco CA) Cliff Richard G. (Milpitas CA) Ahanin Bahram (Cupertino CA), Programmable logic array devices with interconnect lines of various lengths.
Cliff Richard G. (Santa Clara CA) Ahanin Bahram (Cupertino CA) Lytle Craig S. (Palo Alto CA) Heile Francis B. (Santa Clara CA) Pedersen Bruce B. (Santa Clara CA) Veenstra Kerry (San Jose CA), Programmable logic array having local and long distance conductors.
Cliff Richard G. (Milpitas CA) Reddy Srinivas T. (Santa Clara CA) Raman Rina (Fremont CA) Cope L. Todd (San Jose CA) Huang Joseph (San Jose CA) Pedersen Bruce B. (San Jose CA), Programmable logic array integrated circuit devices.
Cliff Richard G. ; Heile Francis B. ; Huang Joseph ; Lane Christopher F. ; Lee Fung Fung ; McClintock Cameron ; Mendel David W. ; Ngo Ninh D. ; Pedersen Bruce B. ; Reddy Srinivas T. ; Sung Chiakang ;, Programmable logic array integrated circuit devices with interleaved logic array blocks.
Lytle Craig S. (Mountain View CA) Faria Donald F. (San Jose CA), Programmable logic array integrated circuit incorporating a first-in first-out memory.
Cliff Richard G. (Milpitas CA) Cope L. Todd (San Jose CA) McClintock Cameron R. (Mountain View CA) Leong William (San Fransisco CA) Watson James A. (Santa Clara CA) Huang Joseph (San Jose CA) Ahanin , Programmable logic array integrated circuits.
Cliff Richard G. ; Cope L. Todd ; McClintock Cameron ; Leong William ; Watson James Allen ; Huang Joseph ; Ahanin Bahram ; Sung Chiakang ; Chang Wanli, Programmable logic array integrated circuits.
Lee Fung Fung ; Cliff Richard G. ; Cope L. Todd,MYX ; McClintock Cameron R. ; Leong William ; Watson James A. ; Huang Joseph ; Ahanin Bahram, Programmable logic array integrated circuits.
Cliff Richard G. (Milpitas CA) Ahanin Bahram (Cupertino CA), Programmable logic array integrated circuits with cascade connections between logic modules.
Leong William (San Francisco CA) McClintock Cameron (Mountain View CA) Cliff Richard G. (Milpitas CA), Programmable logic array integrated circuits with interconnection conductors of overlapping extent.
McClintock Cameron (Mountain View CA) Cliff Richard G. (Milpitas CA) Leong William (San Francisco CA), Programmable logic array integrated circuits with segmented, selectively connectable, long interconnection conductors.
Camarota Rafael C. (San Jose CA) Furtek Frederick C. (Menlo Park CA) Ho Walford W. (Saratoga CA) Browder Edward H. (Saratoga CA), Programmable logic cell and array.
Camarota Rafael C. (San Jose CA) Furtek Frederick C. (Menlo Park CA) Ho Walford W. (Saratoga CA) Browder Edward H. (Saratoga CA), Programmable logic cell and array with bus repeaters.
Jefferson David E. ; McClintock Cameron ; Schleicher James ; Lee Andy L. ; Mejia Manuel ; Pedersen Bruce B. ; Lane Christopher F. ; Cliff Richard G. ; Reddy Srinivas T., Programmable logic device architecture with super-regions having logic regions and a memory region.
Cliff Richard G. ; Heile Francis B. ; Huang Joseph ; Lee Fung Fung ; McClintock Cameron ; Mendel David W. ; Pedersen Bruce B. ; Reddy Srinivas T. ; Sung Chiakang ; Veenstra Kerry ; Wang Bonnie I., Programmable logic device architectures.
Tony K. Ngai ; Rakesh H. Patel ; Srinivas T. Reddy ; Richard G. Cliff, Programmable logic device having embedded dual-port random access memory configurable as single-port memory.
Ahanin Bahram (Cupertino CA) Balicki Janusz K. (San Jose CA) Kiani Khusrow (Oakland CA) Leong William (San Francisco CA) Li Ken-Ming (Santa Clara CA) Nouban Bezhad (Fremont CA), Programmable logic device having fast programmable logic array blocks and a central global interconnect array.
Patel Rakesh H. (Santa Clara CA) Turner John E. (Santa Cruz CA) Wong Myron W. (San Jose CA), Programmable logic device having multiplexers and demultiplexers randomly connected to global conductors for interconnec.
Trimberger Stephen M. ; Carberry Richard A. ; Johnson Robert Anders ; Wong Jennifer, Programmable logic device including configuration data or user data memory slices.
Wong Sau-Ching (Hillsborough CA) So Hock-Chuen (Milpitas CA) Kopec ; Jr. Stanley J. (San Jose CA) Hartmann Robert F. (San Jose CA), Programmable logic device with array blocks connected via programmable interconnect.
Wong Sau-Ching (Hillsborough CA) So Hock-Chuen (Milpitas CA) Kopec ; Jr. Stanley J. (San Jose CA) Hartmann Robert F. (San Jose CA), Programmable logic device with array blocks with programmable clocking.
Trimberger Stephen M. ; Carberry Richard A. ; Johnson Robert Anders ; Wong Jennifer, Programmable logic device with hierarchical confiquration and state storage.
Reddy Srinivas T. ; Cliff Richard G. ; Lane Christopher F. ; Zaveri Ketan H. ; Mejia Manuel M. ; Jefferson David ; Pedersen Bruce B. ; Lee Andy L., Programmable logic device with hierarchical interconnection resources.
Costello John C. (San Jose CA) Patel Rakesh H. (Santa Clara CA), Programmable logic device with logic block outputs coupled to adjacent logic block output multiplexers.
Pedersen Bruce B. (Santa Clara CA) Cliff Richard G. (Santa Clara CA) Ahanin Bahram (Cupertino CA) Lytle Craig S. (Palo Alto CA) Heile Francis B. (Santa Clara CA) Veenstra Kerry S. (Concord CA), Programmable logic element interconnections for programmable logic array integrated circuits.
Hartmann Robert F. (San Jose CA) Chan Yiu-Fai (Saratoga CA) Frankovich Robert J. (Cupertino CA) Ou Jung-Hsing (Sunnyvale CA) So Hock C. (Milpitas CA) Wong Sau-Ching (Hillsborough CA), Programmable macrocell using eprom or eeprom transistors for architecture control in programmable logic circuits.
Harvey Ian E. (El Toro CA) Malinowski Christopher W. (Melbourne Beach FL), Programmable speed/power arrangement for integrated devices having logic matrices.
Sung Chiakang ; Huang Joseph ; Chang Wanli, Programming and verification address generation for random access memory blocks in programmable logic array integrated c.
Sung Chiakang (Milpitas CA) Chang Wanli (Saratoga CA) Huang Joseph (San Jose CA) Cliff Richard G. (Milpitas CA), Random access memory block circuitry for programmable logic array integrated circuit devices.
Kazarian Peter J. (Cupertino CA) Pedersen Bruce B. (San Jose CA) Heile Francis B. (Santa Clara CA) Mendel David Wolk (Sunnyvale CA), Routing connections for programmable logic array integrated circuits.
Trimberger Stephen M. (San Jose CA) Carberry Richard A. (Los Gatos CA) Johnson Robert Anders (San Jose CA) Wong Jennifer (Fremont CA), Time multiplexed programmable logic device.
Elgamal Abbas (Palo Alto CA) El-Ayat Khaled A. (Cupertino CA) Mohsen Amr (Saratoga CA), User programmable integrated circuit interconnect architecture and test method.
Garverick Tim (Cupertino CA) Sutherland Jim (Sunnyvale CA) Popli Sanjay (Sunnyvale CA) Alturi Venkata (Sunnyvale CA) Smith ; Jr. Arthur (San Carlos CA) Pickett Scott (Los Gatos CA) Hawley David (Belm, Versatile and efficient cell-to-local bus interface in a configurable logic array.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.