$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Methods for forming a lanthanum-metal oxide dielectric layer 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/469
  • H01L-021/02
  • H01L-021/31
출원번호 US-0930167 (2004-08-31)
등록번호 US-7494939 (2009-02-24)
발명자 / 주소
  • Ahn,Kie Y.
  • Forbes,Leonard
출원인 / 주소
  • Micron Technology, Inc.
대리인 / 주소
    Schwegman, Lundberg & Woessner, P.A.
인용정보 피인용 횟수 : 29  인용 특허 : 150

초록

Atomic layer deposited lanthanum-metal oxide dielectric layers and methods of fabricating such dielectric layers provide an insulating layer in a variety of structures for use in a wide range of electronic devices. In an embodiment, a lanthanum aluminum oxide dielectric layer is formed by depositing

대표청구항

What is claimed is: 1. A method comprising: forming a dielectric layer containing a lanthanum-metal oxide layer in an integrated circuit, the lanthanum-metal oxide layer formed by a self-limiting monolayer or partial monolayer sequencing process including: pulsing at least one of a trisethylcyclope

이 특허에 인용된 특허 (150)

  1. Noble, Wendell P.; Forbes, Leonard; Ahn, Kie Y., 4 F2 folded bit line DRAM cell structure having buried bit and word lines.
  2. Wendell P. Noble ; Leonard Forbes ; Kie Y. Ahn, 4 F2 folded bit line dram cell structure having buried bit and word lines.
  3. Forbes Leonard ; Geusic Joseph E., Alternate method and structure for improved floating gate tunneling devices.
  4. Forbes Leonard ; Geusic Joseph E., Alternate method and structure for improved floating gate tunneling devices using textured surface.
  5. Vaartstra, Brian A., Aluminum-containing material and atomic layer deposition methods.
  6. Sneh, Ofer; Seidel, Thomas E.; Galewski, Carl, Apparatus and method to achieve continuous interface and ultrathin film during atomic layer deposition.
  7. Bhattacharyya, Arup, Asymmetric band-gap engineered nonvolatile memory device.
  8. Ahn,Kie Y.; Forbes,Leonard, Atomic layer deposited Zr-Sn-Ti-O films.
  9. Ahn, Kie Y.; Forbes, Leonard, Atomic layer deposited Zr-Sn-Ti-O films using TiI4.
  10. Ahn,Kie Y.; Forbes,Leonard, Atomic layer deposited ZrAlOdielectric layers including ZrAlO.
  11. Ahn,Kie Y.; Forbes,Leonard, Atomic layer deposited lanthanide doped TiOx dielectric films.
  12. Ahn, Kie Y.; Forbes, Leonard, Atomic layer deposited nanolaminates of HfO2/ZrO2 films as gate dielectrics.
  13. Marsh, Eugene; Vaartstra, Brian; Castrovillo, Paul J.; Basceri, Cem; Derderian, Garo J.; Sandhu, Gurtej S., Atomic layer deposition methods.
  14. Vaartstra,Brian A., Atomic layer deposition methods.
  15. Vaartstra,Brian A., Atomic layer deposition methods and chemical vapor deposition methods.
  16. Gates Stephen McConnell ; Neumayer Deborah Ann, Atomic layer deposition with nitrate containing precursors.
  17. Ahn,Kie Y.; Forbes,Leonard, Atomic layer-deposited LaAlO3 films for gate dielectrics.
  18. Ahn,Kie Y.; Forbes,Leonard, Atomic layer-deposited hafnium aluminum oxide.
  19. Kori, Moris; Mak, Alfred W.; Byun, Jeong Soo; Lei, Lawrence Chung-Lai; Chung, Hua; Sinha, Ashok; Xi, Ming, Bifurcated deposition process for depositing refractory metal layers employing atomic layer deposition and chemical vapor deposition techniques.
  20. Ahn, Kie Y.; Forbes, Leonard, Capacitor structure forming methods.
  21. Noble, Wendell P.; Forbes, Leonard, Circuit and method for a folded bit line memory cell with vertical transistor and trench capacitor.
  22. Leonard Forbes, Circuits and methods for a memory cell with a trench plate trench capacitor and a vertical bipolar read device.
  23. Leonard Forbes, Circuits and methods for a memory cell with a trench plate trench capacitor and a vertical bipolar read device.
  24. Leonard Forbes, Circuits and methods for a memory cell with a trench plate trench capacitor and a vertical bipolar read device.
  25. Leonard Forbes, Circuits and methods for a memory cell with a trench plate trench capacitor and a vertical bipolar read device.
  26. Forbes Leonard ; Geusic Joseph E. ; Ahn Kie Y., Circuits with a trench capacitor having micro-roughened semiconductor surfaces and methods for forming the same.
  27. Ahn, Kie Y.; Forbes, Leonard, Composite dielectric forming methods and composite dielectrics.
  28. Bodor,Nicholas Stephen; Grant,Maria, Compounds and method for the prevention and treatment of diabetic retinopathy.
  29. Raaijmakers, Ivo; Haukka, Suvi P.; Granneman, Ernst H. A., Conformal thin films over textured capacitor electrodes.
  30. Raaijmakers, Ivo; Haukka, Suvi P.; Granneman, Ernst H. A., Conformal thin films over textured capacitor electrodes.
  31. Ahn, Kie Y.; Forbes, Leonard, Copper technology for ULSI metallization.
  32. Forbes, Leonard, DRAM cells with repressed floating gate memory, low tunnel barrier interpoly insulators.
  33. Vaartstra,Brian A.; Westmoreland,Donald; Marsh,Eugene P.; Uhlenbrock,Stefan, Deposition methods using heteroleptic precursors.
  34. Marsh,Eugene; Vaartstra,Brian; Castrovillo,Paul J.; Basceri,Cem; Derderian,Garo J.; Sandhu,Gurtej S., Deposition methods with time spaced and time abutting precursor pulses.
  35. Ma Yanjun ; Ono Yoshi, Doped zirconia, or zirconia-like, dielectric film transistor structure and deposition method for same.
  36. Kashihara Keiichiro (Hyogo JPX) Okudaira Tomonori (Hyogo JPX) Itoh Hiromi (Hyogo JPX), Electronic device using zirconate titanate and barium titanate ferroelectrics in insulating layer.
  37. Bojarczuk, Jr., Nestor A.; Cartier, Eduard A.; Guha, Supratik, Engineered high dielectric constant oxide and oxynitride heterostructure gate dielectrics by an atomic beam deposition technique.
  38. Ahn, Kiey Y.; Forbes, Leonard, Evaporated LaA1O3 films for gate dielectrics.
  39. Ahn, Kie Y.; Forbes, Leonard, Evaporation of Y-Si-O films for medium-k dielectrics.
  40. Noble, Wendell P.; Forbes, Leonard, Field programmable logic arrays with vertical transistors.
  41. Wendell P. Noble ; Leonard Forbes, Field programmable logic arrays with vertical transistors.
  42. Ahn, Kie Y.; Forbes, Leonard, Formation of metal oxide gate dielectric.
  43. Kie Y. Ahn ; Leonard Forbes, Formation of metal oxide gate dielectric.
  44. Deacon Thomas E. ; Cheung David ; Lee Peter Wai-Man ; Huang Judy H., Gas distribution for CVD systems.
  45. Ni Tuqiang ; Demos Alex, Gas injection system for plasma processing.
  46. Ahn, Kie Y.; Forbes, Leonard, Gate oxides, and methods of forming.
  47. Minghwei Hong ; Ahmet Refik Kortan ; Jueinai Raynien Kwo ; Joseph Petrus Mannaerts, High dielectric constant gate oxides for silicon-based devices.
  48. Ahn, Kie Y.; Forbes, Leonard, High-quality praseodymium gate dielectrics.
  49. Ahn, Kie Y.; Forbes, Leonard, Highly reliable amorphous high-k gate dielectric ZrOXNY.
  50. Ahn, Kie Y.; Forbes, Leonard, Highly reliable gate oxide and method of fabrication.
  51. Forbes Leonard ; Geusic Joseph E., Information handling system having improved floating gate tunneling devices.
  52. Sarigiannis, Demetrius; Meng, Shuang; Derderian, Garo J., Insitu post atomic layer deposition destruction of active species.
  53. Forbes, Leonard; Eldridge, Jerome M.; Ahn, Kie Y., Integrated circuit memory device and method.
  54. Geusic Joseph E. ; Ahn Kie Y. ; Forbes Leonard, Integrated circuits using high aspect ratio vias through a semiconductor wafer and method for forming same.
  55. Geusic Joseph E. ; Ahn Kie Y. ; Forbes Leonard, Integrated circuits using optical fiber interconnects formed through a semiconductor wafer and methods for forming same.
  56. Geusic, Joseph E.; Ahn, Kie Y.; Forbes, Leonard, Integrated circuits using optical fiber interconnects formed through a semiconductor wafer and methods for forming same.
  57. Geusic Joseph E. ; Ahn Kie Y. ; Forbes Leonard, Integrated circuits using optical waveguide interconnects formed through a semiconductor wafer and methods for forming same.
  58. Geusic, Joseph E.; Ahn, Kie Y.; Forbes, Leonard, Integrated circuits using optical waveguide interconnects formed through a semiconductor wafer and methods for forming same.
  59. Arne W. Ballantine ; Douglas A. Buchanan ; Eduard A. Cartier ; Kevin K. Chan ; Matthew W. Copel ; Christopher P. D'Emic ; Evgeni P. Gousev ; Fenton Read McFeely ; Joseph S. Newbury ; Harald , Interfacial oxidation process for high-k gate dielectric process integration.
  60. Ahn,Kie Y.; Forbes,Leonard, Lanthanide doped TiOdielectric films by plasma oxidation.
  61. Ahn, Kie Y.; Forbes, Leonard, Lanthanide doped TiOx dielectric films.
  62. Ahn, Kie Y.; Forbes, Leonard, Lanthanide doped TiOx dielectric films by plasma oxidation.
  63. Ahn,Kie Y.; Forbes,Leonard, Lanthanide oxide / hafnium oxide dielectrics.
  64. Ahn,Kie Y.; Forbes,Leonard, Lanthanide oxide dielectric layer.
  65. Ahn,Kie Y.; Forbes,Leonard, Lanthanide oxide/hafnium oxide dielectrics.
  66. Ahn,Kie Y.; Forbes,Leonard, Lanthanum hafnium oxide dielectrics.
  67. Frankel Jonathan ; Shmurun Inna ; Sivaramakrishnan Visweswaren ; Fukshansky Eugene, Lid assembly for high temperature processing chamber.
  68. Ahn, Kie Y.; Forbes, Leonard, Low-temperature grown high quality ultra-thin CoTiO3 gate dielectrics.
  69. Ahn, Kie Y.; Forbes, Leonard, Low-temperature grown high-quality ultra-thin praseodymium gate dielectrics.
  70. Ahn,Kie Y.; Forbes,Leonard, Low-temperature growth high-quality ultra-thin praseodymium gate dieletrics.
  71. Forbes Leonard ; Noble Wendell P., Memory address decode array with vertical transistors.
  72. Leonard Forbes ; Wendell P. Noble, Memory address decode array with vertical transistors.
  73. Noble, Wendell P.; Forbes, Leonard; Ahn, Kie Y., Memory cell having a vertical transistor with buried source/drain and dual gates.
  74. Wendell P. Noble ; Leonard Forbes ; Kie Y. Ahn, Memory cell having a vertical transistor with buried source/drain and dual gates.
  75. Forbes Leonard ; Noble Wendell P. ; Ahn Kie Y., Memory cell with vertical transistor and buried word and body lines.
  76. Leonard Forbes ; Wendell P. Noble ; Kie Y. Ahn, Memory cell with vertical transistor and buried word and body lines.
  77. Aronowitz,Sheldon; Zubkov,Vladimir; Sun,Grace S., Memory device having an electron trapping layer in a high-K dielectric gate stack.
  78. Ahn, Kie Y.; Forbes, Leonard, Method and apparatus for the fabrication of ferroelectric films.
  79. Kie Y. Ahn ; Leonard Forbes, Method and apparatus for the fabrication of ferroelectric films.
  80. Geusic, Joseph E.; Forbes, Leonard; Ahn, Kie Y., Method and structure for high capacitance memory cells.
  81. Geusic, Joseph E.; Forbes, Leonard; Ahn, Kie Y., Method and structure for high capacitance memory cells.
  82. Conley, Jr., John F.; Ono, Yoshi; Solanki, Rajendra, Method for depositing a nanolaminate film by atomic layer deposition.
  83. Ramdani, Jamal; Droopad, Ravindranath; Yu, Zhiyi, Method for fabricating a semiconductor structure including a metal oxide interface with silicon.
  84. Kim, Younsoo, Method for fabricating metal electrode with atomic layer deposition (ALD) in semiconductor device.
  85. Choi, Sung-Je, Method for forming a dielectric layer of a semiconductor device.
  86. Geusic Joseph E. ; Forbes Leonard ; Ahn Kie Y., Method for forming high capacitance memory cells.
  87. Geusic, Joseph E.; Ahn, Kie Y.; Forbes, Leonard, Method for forming integrated circuits using high aspect ratio vias through a semiconductor wafer.
  88. Choi, Eun-Seok, Method for forming metal films.
  89. Cho, Ho Jin, Method for forming polyatomic layers.
  90. Vaartstra, Brian A., Method for forming refractory metal oxide layers with tetramethyldisiloxane.
  91. Ritala, Mikko; Rahtu, Antti; Leskela, Markku; Kukli, Kaupo, Method for growing thin oxide films.
  92. Ruff, Alexander; Kegel, Wilhelm; Karcher, Wolfram; Schrems, Martin, Method for increasing the capacitance in a storage trench.
  93. Ahn, Kie Y.; Forbes, Leonard, Method for making a ferroelectric memory transistor.
  94. Tatsuro Maeda JP, Method for manufacturing self-matching transistor.
  95. Van Wijck, Margreet Albertine Anne-Marie, Method for vapour deposition of a film onto a substrate.
  96. Ahn, Kie Y.; Forbes, Leonard, Method of fabricating a highly reliable gate oxide.
  97. Leonard Forbes ; Kie Y. Ahn, Method of fabricating a semiconductor-on-insulator memory cell with buried word and body lines.
  98. Vaartstra, Brian A.; Doan, Trung Tri, Method of forming a Ta2O5 comprising layer.
  99. Forbes, Leonard; Ahn, Kie Y., Method of forming a weak ferroelectric transistor.
  100. Geusic, Joseph E.; Ahn, Kie Y.; Forbes, Leonard, Method of forming an optical fiber interconnect through a semiconductor wafer.
  101. Vaartstra,Brian A., Method of forming trench isolation in the fabrication of integrated circuitry.
  102. Elers, Kai-Erik, Method of modifying source chemicals in an ald process.
  103. Conley, Jr., John F.; Ono, Yoshi; Solanki, Rajendra, Method to deposit a stacked high-κ gate dielectric for CMOS applications.
  104. Ahn, Kie Y.; Forbes, Leonard, Methods and apparatus for making integrated-circuit wiring from copper, silver, gold, and other metals.
  105. Ellie Yieh ; Li-Qun Xia ; Srinivas Nemani, Methods and apparatus for shallow trench isolation.
  106. Ahn, Kie Y.; Forbes, Leonard, Methods for forming dielectric materials and methods for forming semiconductor devices.
  107. Vaartstra,Brian A., Methods of forming a phosphorous doped silicon dioxide comprising layer.
  108. Yoshi Ono ; Wei-Wei Zhuang ; Rajendra Solanki, Methods of using atomic layer deposition to deposit a high dielectric constant material on a substrate.
  109. Ahn, Kie Y., Methods, systems, and apparatus for uniform chemical-vapor depositions.
  110. Forbes, Leonard, Multilevel semiconductor-on-insulator structures and circuits.
  111. Forbes, Leonard, Nanocrystal write once read only memory for archival storage.
  112. Bruley, John; Cabral, Jr., Cyril; Lavoie, Christian; Wagner, Tina J.; Wang, Yun Yu; Wildman, Horati S.; Hon, Wong Kwong, Pre-anneal of CoSi, to prevent formation of amorphous layer between Ti-O-N and CoSi.
  113. Putkonen, Matti, Process for producing oxide thin films.
  114. Wilk, Glen David; Ye, Peide, Process for semiconductor device fabrication in which a insulating layer is formed on a semiconductor substrate.
  115. Kamikawa Yuuji (Uto JPX) Matsumura Kimiharu (Kumamoto JPX) Nomura Masafumi (Kumamoto JPX) Nagata Junichi (Kumamoto JPX), Processing apparatus with a gas distributor having back and forth parallel movement relative to a workpiece support surf.
  116. Forbes, Leonard; Eldridge, Jerome M.; Ahn, Kie Y., Programmable array logic or memory devices with asymmetrical tunnel barriers.
  117. Noble, Wendell P.; Forbes, Leonard, Programmable logic array with vertical transistors.
  118. Wendell P. Noble ; Leonard Forbes, Programmable logic array with vertical transistors.
  119. Forbes, Leonard; Noble, Wendell P., Programmable memory address decode array with vertical transistors.
  120. Sneh Ofer, Radical-assisted sequential CVD.
  121. Gary M. Moore ; Katsuhito Nishikawa, Semiconductor processing reactor controllable gas jet assembly.
  122. Sherman, Arthur, Sequential chemical vapor deposition.
  123. Fengyan Zhang ; Yanjun Ma ; Jer-Shen Maa ; Wei-Wei Zhuang ; Sheng Teng Hsu, Single c-axis PGO thin film on ZrO2 for non-volatile memory applications and methods of making the same.
  124. Ahn, Kie Y.; Forbes, Leonard, Structures, methods, and systems for ferroelectric memory transistors.
  125. Ahn, Kie Y.; Forbes, Leonard, Structures, methods, and systems for ferroelectric memory transistors.
  126. Vaartstra,Brian A.; Quick,Timothy A., Systems and method for forming silicon oxide layers.
  127. Vaartstra,Brian A.; Quick,Timothy A., Systems and methods for forming metal oxide layers.
  128. Vaartstra,Brian A., Systems and methods for forming metal oxides using alcohols.
  129. Vaartstra,Brian A., Systems and methods for forming metal oxides using alcohols.
  130. Vaartstra,Brian A.; Quick,Timothy A., Systems and methods for forming metal oxides using metal compounds containing aminosilane ligands.
  131. Vaartstra,Brian A., Systems and methods for forming metal oxides using metal diketonates and/or ketoimines.
  132. Vaartstra, Brian A.; Westmoreland, Donald L., Systems and methods for forming metal oxides using metal organo-amines and metal organo-oxides.
  133. Vaartstra,Brian A., Systems and methods for forming metal-doped alumina.
  134. Vaartstra, Brian A., Systems and methods for forming refractory metal nitride layers using disilazanes.
  135. Vaartstra, Brian A., Systems and methods for forming refractory metal nitride layers using organic amines.
  136. Vaartstra, Brian A.; Uhlenbrock, Stefan, Systems and methods for forming strontium- and/or barium-containing layers.
  137. Vaartstra,Brian A.; Uhlenbrock,Stefan, Systems and methods for forming strontium-and/or barium-containing layers.
  138. Vaartstra,Brian A.; Quick,Timothy A., Systems and methods for forming tantalum oxide layers and tantalum precursor compounds.
  139. Vaartstra,Brian A.; Quick,Timothy A., Systems and methods for forming tantalum oxide layers and tantalum precursor compounds.
  140. Vaartstra,Brian A., Systems and methods for forming tantalum silicide layers.
  141. Vaartstra,Brian A., Systems and methods for forming zirconium and/or hafnium-containing layers.
  142. Vaartstra,Brian A., Systems and methods of forming refractory metal nitride layers using disilazanes.
  143. Vaartstra,Brian A., Systems and methods of forming refractory metal nitride layers using disilazanes.
  144. Vaartstra,Brian A., Systems and methods of forming refractory metal nitride layers using organic amines.
  145. Klemperer, Walter G.; Lee, Jason; Mikalsen, Erik A.; Payne, David A., Ultrathin oxide films on semiconductors.
  146. Wang, Zhigang; Guo, Xin; He, Yue-Song, Use of high-K dielectric material for ONO and tunnel oxide to improve floating gate flash memory coupling.
  147. Halliyal, Arvind; Ramsbey, Mark T.; Zhang, Wei; Randolph, Mark W.; Cheung, Fred T. K., Use of high-K dielectric material in modified ONO structure for semiconductor devices.
  148. Forbes Leonard, Vertical bipolar read access for low voltage memory cell.
  149. Forbes, Leonard, Write once read only memory employing charge trapping in insulators.
  150. Wallace Robert M. ; Stoltz Richard A. ; Wilk Glen D., Zirconium and/or hafnium silicon-oxynitride gate dielectric.

이 특허를 인용한 특허 (29)

  1. Ahn, Kie Y.; Forbes, Leonard, Apparatus having a lanthanum-metal oxide semiconductor device.
  2. Ahn, Kie Y.; Forbes, Leonard, Atomic layer deposited titanium silicon oxide films.
  3. Derderian, Garo J.; Sandhu, Gurtej Singh, Atomic layer deposition and conversion.
  4. Ahn, Kie Y.; Forbes, Leonard, Atomic layer deposition of a ruthenium layer to a lanthanide oxide dielectric layer.
  5. Ahn, Kie Y.; Forbes, Leonard, Conductive layers for hafnium silicon oxynitride.
  6. Ahn, Kie Y.; Forbes, Leonard, Conductive layers for hafnium silicon oxynitride films.
  7. Ahn, Kie Y.; Forbes, Leonard, Electronic devices including barium strontium titanium oxide films.
  8. Ahn, Kie Y.; Forbes, Leonard, Electronic devices including barium strontium titanium oxide films.
  9. Ahn, Kie Y.; Forbes, Leonard, Gallium lanthanide oxide films.
  10. Ahn, Kie Y.; Forbes, Leonard, Gallium lanthanide oxide films.
  11. Ahn, Kie Y.; Forbes, Leonard, Gallium lathanide oxide films.
  12. Ahn, Kie Y.; Forbes, Leonard, Method of fabricating an apparatus having a lanthanum-metal oxide dielectric layer.
  13. Ahn, Kie Y.; Forbes, Leonard, Method of forming an apparatus having a dielectric containing cerium oxide and aluminum oxide.
  14. Ahn, Kie Y.; Forbes, Leonard, Method of forming apparatus having oxide films formed using atomic layer deposition.
  15. Ahn, Kie Y.; Forbes, Leonard, Method of forming lutetium and lanthanum dielectric structures.
  16. Ahn, Kie Y.; Forbes, Leonard, Method of forming lutetium and lanthanum dielectric structures.
  17. Ahn, Kie Y.; Forbes, Leonard, Methods of forming an insulating metal oxide.
  18. Ahn, Kie Y.; Forbes, Leonard, Methods of forming titanium silicon oxide.
  19. Ahn, Kie Y.; Forbes, Leonard, Methods of forming zirconium aluminum oxide.
  20. Ahn, Kie Y.; Forbes, Leonard, Nanolaminates of hafnium oxide and zirconium oxide.
  21. Ahn, Kie Y.; Forbes, Leonard, Structures containing titanium silicon oxide.
  22. Ahn, Kie Y.; Forbes, Leonard, Titanium aluminum oxide films.
  23. Ahn, Kie Y.; Forbes, Leonard, Zirconium-doped tantalum oxide films.
  24. Ahn, Kie Y.; Forbes, Leonard, Zirconium-doped tantalum oxide films.
  25. Ahn, Kie Y.; Forbes, Leonard, Zirconium-doped tantalum oxide films.
  26. Ahn, Kie Y.; Forbes, Leonard, Zirconium-doped tantalum oxide films.
  27. Ahn, Kie Y.; Forbes, Leonard, Zirconium-doped tantalum oxide films.
  28. Ahn, Kie Y.; Forbes, Leonard, Zr-Sn-Ti-O films.
  29. Ahn, Kie Y.; Forbes, Leonard, Zr-Sn-Ti-O films.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로