$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

[미국특허] Electrochemically fabricated microprobes 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G01R-031/02
출원번호 US-0244817 (2005-10-06)
등록번호 US-7504840 (2009-03-17)
발명자 / 주소
  • Arat,Vacit
  • Cohen,Adam L.
  • Smalley,Dennis R.
  • Kruglick,Ezekiel J. J.
  • Chen,Richard T.
  • Kim,Kieun
출원인 / 주소
  • Microfabrica Inc.
대리인 / 주소
    Smalley,Dennis R.
인용정보 피인용 횟수 : 1  인용 특허 : 57

초록

Multilayer test probe structures are electrochemically fabricated via depositions of one or more materials in a plurality of overlaying and adhered layers. In some embodiments each probe structure may include a plurality of contact arms or contact tips that are used for contacting a specific pad or

대표청구항

We claim: 1. A probe device for testing integrated circuits, comprising: a conductive bridging element; a plurality of conductive contact arms, each having a first end and a second end, where the second end of each connects to the bridging element and the first end of each is configured to contact

이 특허에 인용된 특허 (57) 인용/피인용 타임라인 분석

  1. Grube, Gary W., Apparatuses and methods for cleaning test probes.
  2. Grabbe Dimitry G. (Middletown PA), Area array connector.
  3. Chang Sung Chul ; Khandros Igor Y. ; Smith William D., Chip-scale carrier for semiconductor devices including mounted spring contacts.
  4. Tsuji Hiroki (Yokohama JPX) Kawano Kyoichiro (Yokohama JPX) Murase Teruo (Yokohama JPX), Connecting apparatus.
  5. Khandros Igor Y. ; Eldridge Benjamin N. ; Mathieu Gaetan L. ; Dozier Thomas H. ; Smith William D., Contact carriers (tiles) for populating larger substrates with spring contacts.
  6. Ochiai Toshimasa,JPX, Contact sheet.
  7. Khoury Theodore A. ; Frame James W., Contact structure and production method thereof.
  8. Benjamin N. Eldridge ; Gary W. Grube ; Igor Y. Khandros ; Alec Madsen ; Gaetan L. Mathieu, Contact structures with blades having a wiping motion.
  9. Krger Gustav (Herrenberg DEX) Hinnerwisch Sven (Nufringen DEX), Contactor for an electronic tester.
  10. Aton Thomas J. (Dallas TX) Rincon Rey M. (Dallas TX), Disposable high performance test head.
  11. Eldridge, Benjamin N., Electrical interconnect assemblies and methods.
  12. Baumberger John G. (Johnson City NY) Donlan ; Jr. Fraser P. (Endicott NY) Petrozello James R. (Endicott NY), Electrical interconnector with helical contacting portion and assembly using same.
  13. Cohen,Adam L.; Lockard,Michael S.; Smalley,Dennis R.; Arat,Vacit; Lee,Christopher J., Electrochemically fabricated hermetically sealed microstructures and methods of and apparatus for producing such structures.
  14. Eldridge Benjamin N. ; Khandros Igor Y. ; Mathieu Gaetan L. ; Pedersen David V., Electronic components with terminals and spring contact elements extending from areas which are remote from the terminals.
  15. Khandros Igor Y. ; Eldridge Benjamin N. ; Mathieu Gaetan L., Fabricating interconnects and tips using sacrificial substrates.
  16. Miller Charles A., Filter structures for integrated circuit interfaces.
  17. Khandros Igor Y. ; Mathieu Gaetan L., Flexible contact structure with an electrically conductive shell.
  18. Guckel Henry (Madison WI), Formation of microstructures by multiple level deep X-ray lithography with sacrificial metal layers.
  19. Kwon Oh-Kyong (Plano TX) Hashimoto Masashi (Garland TX) Malhi Satwinder (Garland TX) Born Eng C. (Richardson TX), Full wafer integrated circuit testing device.
  20. Miller Charles A., High bandwidth passive integrated circuit tester probe card assembly.
  21. Tomohiro Nakano JP; Akira Kaneshige JP; Kiyoshi Adachi JP, IC socket.
  22. Eldridge, Benjamin N.; Mathieu, Gaetan, Interconnect assemblies and methods.
  23. Mathieu, Gaetan L.; Eldridge, Benjamin N., Interconnect for microelectronic structures with enhanced spring characteristics.
  24. Khandros, Igor Y; Pedersen, David V.; Whitten, Ralph G., Large contactor with multiple, aligned contactor units.
  25. Mathieu Gaetan L. ; Eldridge Benjamin N. ; Grube Gary W., Lithographic contact elements.
  26. Littlebury Hugh W. (Chandler AZ) Simmons Marion I. (Tempe AZ), Low resistance probe for semiconductor.
  27. Anderson, N. Leigh; Goodman, Jack, Method and apparatus for unloading gels from isoelectric gel tubes.
  28. Cohen Adam L., Method for electrochemical fabrication.
  29. Cohen, Adam L., Method for electrochemical fabrication.
  30. Yanof Arnold W. (Tempe AZ) Dauksher William (Mesa AZ), Method for manufacturing a probe.
  31. Ondricek, Douglas S.; Pedersen, David V., Method for mounting an electronic component.
  32. Miller, Charles A.; Long, John M., Method of designing, fabricating, testing and interconnecting an IC to external circuit nodes.
  33. Benjamin N. Eldridge ; Gary W. Grube ; Igor Y. Khandros ; Gaetan L. Mathieu, Method of fabricating an interconnection element.
  34. Mathieu Gaetan L. ; Eldridge Benjamin N. ; Grube Gary W., Method of making and using lithographic contact springs.
  35. Eldridge,Benjamin N.; Mathieu,Gaetan L.; Reynolds,Carl V., Method of making microelectronic spring contact array.
  36. Eldridge Benjamin N. ; Khandros Igor Y. ; Mathieu Gaetan L. ; Pedersen David V., Method of making microelectronic spring contact elements.
  37. Grube, Gary W.; Khandros, Igor Y.; Eldridge, Benjamin N.; Mathieu, Gaetan L., Method of manufacturing a probe card.
  38. Khandros Igor Y. (Peekskil NY), Method of manufacturing electrical contacts, using a sacrificial member.
  39. Eldridge Benjamin N. ; Grube Gary W. ; Khandros Igor Y. ; Mathieu Gaetan L., Method of mounting resilient contact structures to semiconductor devices.
  40. Eldridge Benjamin N. ; Grube Gary W. ; Khandros Igor Y. ; Mathieu Gaetan L., Method of planarizing tips of probe elements of a probe card assembly.
  41. Eldridge, Benjamin N.; Grube, Gary W.; Khandros, Igor Y.; Mathieu, Gaetan L., Microelectronic contact structures, and methods of making same.
  42. Benjamin N. Eldridge ; Gary W. Grube ; Igor Y. Khandros ; Gaetan L. Mathieu, Microelectronic spring contact element and electronic component having a plurality of spring contact elements.
  43. Grube, Gary W., Microelectronic spring with additional protruding member.
  44. Mark R. Jones ; Theodore A. Khoury, Packaging and interconnection of contact structure.
  45. Mathieu, Gaetan L.; Eldridge, Benjamin N.; Grube, Gary W., Planarizer for a semiconductor contactor.
  46. Khandros, Jr., Igor Y.; Sporck, Jr., A. Nicholas; Eldridge, Jr., Benjamin N., Probe card assembly.
  47. Benjamin N. Eldridge ; Gary W. Grube ; Gaetan L. Mathieu, Probe card for probing wafers with raised contact elements.
  48. Tada Tetsuo (Hyogo JPX) Takagi Ryoichi (Hyogo JPX) Kohara Masanobu (Hyogo JPX), Probing plate for wafer testing.
  49. Jerominek, Hubert; Topart, Patrice, Process for making microdevice with movable microplatform.
  50. Eslamy, Mohammad; Pedersen, David V; Cobb, Harry D., Segmented contactor.
  51. Dozier ; II Thomas H. ; Eldridge Benjamin N. ; Grube Gary W. ; Khandros Igor Y. ; Mathieu Gaetan L., Sockets for electronic components and methods of connecting to electronic components.
  52. Dozier ; II Thomas H. ; Khandros Igor Y., Solder preforms.
  53. Benjamin N. Eldridge ; Igor Y. Khandros ; David V. Pedersen ; Ralph G. Whitten, Special contact points for accessing internal circuitry of an integrated circuit.
  54. Reymond Welles K. (Waterbury CT), Spring biased tapered contact elements for electrical connectors and integrated circuit packages.
  55. Mathieu, Gaetan L.; Eldridge, Benjamin N.; Grube, Gary W.; Larder, Richard A., Spring interconnect structures.
  56. Eldridge, Benjamin N., Stacked semiconductor device assembly with microelectronic spring contacts.
  57. Khandros Igor Y. ; Pedersen David V., Wafer-level burn-in and test.

이 특허를 인용한 특허 (1) 인용/피인용 타임라인 분석

  1. Killingsworth, Dewey, Semiconductor wafer and method of concurrently testing circuits formed thereon.

활용도 분석정보

상세보기
다운로드
내보내기

활용도 Top5 특허

해당 특허가 속한 카테고리에서 활용도가 높은 상위 5개 콘텐츠를 보여줍니다.
더보기 버튼을 클릭하시면 더 많은 관련자료를 살펴볼 수 있습니다.

섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로