$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Agglomeration elimination for metal sputter deposition of chalcogenides 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-027/00
출원번호 UP-0758009 (2004-01-16)
등록번호 US-7528401 (2009-07-01)
발명자 / 주소
  • Li, Jiutao
출원인 / 주소
  • Micron Technology, Inc.
대리인 / 주소
    Dickstein Shapiro LLP
인용정보 피인용 횟수 : 2  인용 특허 : 179

초록

A method for fabricating chalcogenide materials on substrates, which reduces and/or eliminates agglomeration of materials on the chalcogenide materials; and system and devices for performing the method, semiconductor devices so produced, and machine readable media containing the method. One method d

대표청구항

What is claimed is: 1. A structure comprising: a first conductive material overlying a substrate; a chalcogenide material overlying the first conductive material; a silver material in physical contact with the chalcogenide material; and a barrier material on and in physical contact with the silver

이 특허에 인용된 특허 (179)

  1. Li, Jiutao, Agglomeration elimination for metal sputter deposition of chalcogenides.
  2. Li, Jiutao, Agglomeration elimination for metal sputter deposition of chalcogenides.
  3. Li, Jiutao, Agglomeration elimination for metal sputter deposition of chalcogenides.
  4. Li, Jiutao, Agglomeration elimination for metal sputter deposition of chalcogenides.
  5. Owen Alan E. (Edinburgh GB6) Snell Anthony J. (Penicuik GB6) Hajto Janos (Edinburgh GB6) Lecomber Peter G. (Dundee GB6) Rose Mervyn J. (Forfar GB6), Amorphous silicon memory.
  6. Bagley Brian G. (Watchung NJ) Gmitter Thomas J. (Lakewood NJ) Yablonovitch Eli (Leonardo NJ), Arsenic sulfide surface passivation of III-V semiconductors.
  7. Xu, Daniel, Barrier material encapsulation of programmable material.
  8. Daniel Xu ; Tyler A. Lowrey ; David L. Kencke, Biasing scheme of floating unselected wordlines and bitlines of a diode-based memory array.
  9. Abernathey John R. (Essex VT) Daubenspeck Timothy H. (Colchester VT) Luce Stephen E. (Cambridge VT) Poley Denis J. (Richmond VT) Previti-Kelly Rosemary A. (Richmond VT) Viens Gary P. (Colchester VT) , Bilayer metallization cap for photolithography.
  10. Xu, Daniel, Carbon-containing interfacial layer for phase-change memory.
  11. Reinberg Alan R., Chalcogenide memory cell with a plurality of chalcogenide electrodes.
  12. Czubatyj Wolodymyr ; Ovshinsky Stanford R. ; Strand David A. ; Klersy Patrick ; Kostylev Sergey ; Pashmakov Boil, Composite memory material comprising a mixture of phase-change memory material and dielectric material.
  13. Lowrey, Tyler A.; Xu, Daniel; Chiang, Chien; Neschleba, Patrick J., Compositionally modified resistive electrode.
  14. Tyler A. Lowrey ; Daniel Xu ; Chien Chiang ; Patrick J. Neschleba, Compositionally modified resistive electrode.
  15. Strand David A. (West Bloomfield MI) Ovshinsky Stanford R. (Bloomfield Hills MI), Congruent state changeable optical memory material and device.
  16. Harshfield Steven T., Contact structure and memory element incorporating the same.
  17. Ovshinsky Stanford R. (Bloomfield Hills MI), Continuous deposition of activated process gases.
  18. Young Rosa (Troy MI) Ovshinsky Stanford R. (Bloomfield Hills MI), Data storage medium incorporating a transition metal for increased switching speed.
  19. Wacks Harvey H. (Southfield MI) Klose Peter H. (Troy MI) Ovshinsky Stanford R. (Bloomfield Hills MI) Hallman Robert W. (San Diego CA), Dry process production of archival microform records from hard copy.
  20. Daniel Xu, Dual trench isolation for a phase-change memory cell and method of making same.
  21. Ovshinsky Stanford R. (Bloomfield Hills MI), Electrically erasable memory elements characterized by reduced current and improved thermal stability.
  22. Ovshinsky Stanford R. (Bloomfield Hills MI) Strand David A. (Bloomfield Township MI) Klersy Patrick (Lake Orion MI), Electrically erasable memory elements characterized by reduced current and improved thermal stability.
  23. Ovshinsky Stanford R. (Bloomfield Hills MI) Hudgens Stephen J. (Southfield MI) Czubatyj Wolodymyr (Warren MI) Strand David A. (Bloomfield Township ; Oakland County MI) Wicker Guy C. (Southfield MI), Electrically erasable memory elements having improved set resistance stability.
  24. Ovshinsky Stanford R. (Bloomfield Hills MI) Hudgens Stephen J. (Southfield MI) Czubatyj Wolodymyr (Warren MI) Strand David A. (Bloomfield Township ; Oakland County MI) Wicker Guy C. (Southfield MI), Electrically erasable memory elements having reduced switching current requirements and increased write/erase cycle life.
  25. Ovshinsky Stanford R. (Bloomfield Hills MI) Hudgens Stephen J. (Southfield MI) Czubatyj Wolodymyr (Warren MI) Strand David A. (West Bloomfield MI) Wicker Guy C. (Southfield MI), Electrically erasable phase change memory.
  26. Klersy Patrick K. (Lake Orion MI) Strand David A. (Bloomfield Township ; Oakland County MI) Ovshinsky Stanford R. (Bloomfield Hills MI), Electrically erasable, directly overwritable, multibit single cell memory element and arrays fabricated therefrom.
  27. Ovshinsky Stanford R. (Bloomfield Hills MI) Czubatyj Wolodymyr (Warren MI) Ye Quiyi (Rochester MI) Strand David A. (West Bloomfield MI) Hudgens Stephen J. (Southfield MI), Electrically erasable, directly overwritable, multibit single cell memory elements and arrays fabricated therefrom.
  28. Ovshinsky Stanford R. (Bloomfield Hills MI) Strand David A. (Bloomfield Township MI) Czubatyj Wolodymyr (Warren MI) Klersy Patrick (Madison Heights MI), Electrically erasable, directly overwritable, multibit single cell memory elements and arrays fabricated therefrom.
  29. Ovshinsky Stanford R. (Bloomfield Hills MI) Ye Qiuyi (Bloomfield Hills MI) Strand David A. (Bloomfield Hills MI) Czubatyj Wolodymyr (Warren MI), Electrically erasable, directly overwritable, multibit single cell memory elements and arrays fabricated therefrom.
  30. Kishimoto Yoshio (Hirakata JPX) Suzuki Masaaki (Hirakata JPX), Electrically reprogrammable nonvolatile memory device.
  31. Alex Ignatiev ; Naijuan Wu ; Shangqing Liu ; E. Joseph Charlson, Electrically variable multi-state resistance computing.
  32. Ovshinsky Stanford R. (Bloomfield Hills MI) Norris Lawrence G. (Sterling VA), Electronic camera including electronic signal storage cartridge.
  33. Ovshinsky Stanford R. (Bloomfield Hills MI) Guha Subhendu (Clawson MI) Nath Prem (Rochester MI) Yang Chi C. (Troy MI) Fournier Jeffrey (St. Clair Shores MI) Kulman James (Detroit MI), Gas mixtures for the vapor deposition of semiconductor material.
  34. Ovshinsky Stanford R. (Bloomfield Hills MI) Guha Subhendu (Clawson MI) Nath Prem (Rochester MI) Yang Chi Chung (Troy MI) Fournier Jeffrey (St. Clair Shores MI) Kulman James (Detroit MI), Gas mixtures for the vapor deposition of semiconductor material.
  35. Block Barry ; Thornton Arnold O., Gray scale mask and depth pattern transfer technique using inorganic chalcogenide glass.
  36. Freyman Bruce J. ; Briar John ; Maxcy Jack C., Grid array assembly of circuit boards with singulation grooves.
  37. Krisko Annette J., Heat temperable transparent glass article.
  38. Kozicki Michael N. (Phoenix AZ) Hsia Shao-Wen (Tempe AZ), High resolution, multi-layer resist for microlithography and method therefor.
  39. Sliwa Jack (Los Altos Hills CA) Farnaam Mohammad (Santa Clara CA) Dixit Pankaj (Sunnyvale CA) Shen Lewis N. (Cupertino CA), High speed interconnect system with refractory non-dogbone contacts and an active electromigration suppression mechanism.
  40. Ovshinsky Stanford R. (Bloomfield Hills MI), High temperature amorphous semiconductor member and method of making the same.
  41. Ovshinsky Stanford R. (2700 Squirrel Rd. Bloomfield Hills MI 48013) Hudgens Stephen J. (2 Alexandria Towne Southfield MI 48075) Strand David A. (2091 Daintree West Bloomfield MI 48323) Czubatyj Wolod, Homogeneous composition of microcrystalline semiconductor material, semiconductor devices and directly overwritable memo.
  42. Ovshinsky Stanford R. (Bloomfield Hills MI) Hudgens Stephen J. (Southfield MI) Strand David (Bloomfield Township MI) Czubatyj Wolodymyr (Warren MI) Gonzalez-Hernandez Jesus (Coahuila MXX) Fritzsche H, Homogeneous compositions of microcrystalline semiconductor material, semiconductor devices and directly overwritable mem.
  43. Harbison Barry B. ; Sanghera Jasbinder S. ; Moon John A. ; Aggarwal Ishwar D., Infrared transparent selenide glasses.
  44. Ovshinsky Stanford R. (Bloomfield Hills MI) Hudgens Stephen J. (Southfield MI), Integrated circuit compatible thin film field effect transistor and method of making same.
  45. Ovshinsky Stanford R. (Bloomfield Hills MI) Hudgens Stephen J. (Southfield MI), Integrated circuit compatible thin film field effect transistor and method of making same.
  46. Harshfield Steven T., Integrated circuit memory device.
  47. Ovshinsky Stanford R. (Bloomfield Hills MI) Wicker Guy C. (Southfield MI), Integrated drivers for flat panel displays employing chalcogenide logic elements.
  48. Balasubramanyam Karanam (Ithaca NY) Ruoff Arthur L. (Ithaca NY), Ion beam exposure of (g-Gex-Se1-x) inorganic resists.
  49. Wichelhaus Winfried (Ingelheim am Rhein DEX) Weppner Werner (Stuttgart DEX) Hartwig Peter (Weinheim DEX), Ion conductor material.
  50. Lowrey, Tyler, Isolating phase change material memory cells.
  51. Wu Bao-Gang (947 Allerton St. Kent OH 44240) Doane J. William (1618 S. Lincoln St. Kent OH 44240), Liquid crystalline-plastic material having submillisecond switch times and extended memory.
  52. Ovshinsky Stanford R. (Bloomfield Hills MI), Logical operation circuit employing two-terminal chalcogenide switches.
  53. Dennison, Charles, Lower electrode isolation in a double-wide trench.
  54. Dennison, Charles, METHOD FOR FORMING PHASE-CHANGE MEMORY BIPOLAR ARRAY UTILIZING A SINGLE SHALLOW TRENCH ISOLATION FOR CREATING AN INDIVIDUAL ACTIVE AREA REGION FOR TWO MEMORY ARRAY ELEMENTS AND ONE BIPOLAR BASE CONTA.
  55. Harshfield Steven T., Memory array having a multi-state element and method for forming such array or cellis thereof.
  56. Harshfield Steven T., Memory array having a multi-state element and method for forming such array or cells thereof.
  57. Wolstenholme Graham R. ; Gonzalez Fernando ; Zahorik Russell C., Memory cell incorporating a chalcogenide element and method of making same.
  58. Lewis David F. (Monroe CT), Memory element for information storage and retrieval system and associated process.
  59. Klersy Patrick ; Pashmakov Boil ; Czubatyj Wolodymyr ; Kostylev Sergey ; Ovshinsky Stanford R., Memory element with energy control mechanism.
  60. Ovshinsky Standford R. ; Czubatyj Wolodymyr ; Strand David A. ; Klersy Patrick J. ; Kostylev Sergey ; Pashmakov Boil, Memory element with memory material comprising phase-change material and dielectric material.
  61. Jacobson Joseph M. ; Hubert Brian N., Memory structures and methods of making same.
  62. Chiang, Chien; Lee, Jong-Won; Klersy, Patrick, Metal structure for a phase-change memory device.
  63. Steven T. Harshfield, Method and apparatus for forming an integrated circuit electrode having a reduced contact area.
  64. Ovshinsky Stanford R. (Bloomfield Hills MI), Method and apparatus for recording information.
  65. Randhir P. S. Thakur ; Kevin G. Donohoe ; Zhiqiang Wu ; Alan R. Reinberg, Method and apparatus for reducing isolation stress in integrated circuits.
  66. Lowrey, Tyler; Xu, Daniel, Method and apparatus to operate a memory cell.
  67. Lowrey, Tyler; Gill, Manzur, Method and apparatus to program a phase change memory.
  68. Fernando N. M. Gonzalez ; Raymond A. Turi, Method for fabricating an array of ultra-small pores for chalcogenide memory cells.
  69. Gonzalez Fernando ; Turi Raymond A., Method for fabricating an array of ultra-small pores for chalcogenide memory cells.
  70. Chiang Ming-Hsiung,TWX ; Chiang Wen-Chuan,TWX ; Wu Cheng-Ming,TWX, Method for fabricating small-size two-step contacts for word-line strapping on dynamic random access memory (DRAM).
  71. Yoshimura Toshiyuki (Higashi-murayama JPX) Miura Naoko (Kokubunji JPX) Okazaki Shinji (Urawa JPX) Toriumi Minoru (Hachiohji JPX) Shiraishi Hiroshi (Hachiohji JPX), Method for forming a pattern and forming a thin film used in pattern formation.
  72. Hallman Robert W. (San Diego CA) Ovshinsky Stanford R. (Bloomfield Hills MI) de Neufville John P. (Mendham NJ), Method for full format imaging.
  73. Drexler Jerome (Los Altos Hills CA) Bouldin Eric W. (Atherton CA), Method for making a broadband reflective laser recording and data storage medium with absorptive underlayer.
  74. Johnson Robert R. (Franklin MI) Ovshinsky Stanford R. (Bloomfield Hills MI), Method for making electronic matrix arrays.
  75. Maimon, Jon; Pomerene, Andrew, Method for making programmable resistance memory element using silylated photoresist.
  76. Maimon, Jon; Klersy, Patrick, Method for making small pore for use in programmable resistance memory element.
  77. Johnson Robert R. (Franklin MI) Ovshinsky Stanford R. (Bloomfield Hills MI), Method for making, parallel preprogramming or field programming of electronic matrix arrays.
  78. Sandhu Gurtej S. ; Reinberg Alan R., Method for optimal crystallization to obtain high electrical performance from chalcogenides.
  79. Banerjee Arindam (Madison Heights MI) Nath Prem (Rochester MI) Ovshinsky Herbert C. (Oak Park MI), Method for plasma - coating a semiconductor body.
  80. Lowery, Tyler A., Method for reading a structural phase-change memory.
  81. Lowrey, Tyler A., Method for reading a structural phase-change memory.
  82. Gardner Donald S. (Mountain View CA) Mu Xiao-Chun (Saratoga CA) Fraser David B. (Danville CA), Method for the anisotropic etching of metal films in the fabrication of interconnects.
  83. Fernando Gonzalez ; Gurtej S. Sandhu ; Mike P. Violette, Method of fabricating a memory device.
  84. Formigoni Napoleon P. (Birmingham MI) Yaniv Zvi (Southfield MI), Method of fabricating a programmable array.
  85. Peterson, Jeff J., Method of fabricating a three-dimensional array of active media.
  86. Guha Subhendu (Troy MI) Ovshinsky Stanford R. (Bloomfield Hills MI), Method of fabricating n-type and p-type microcrystalline semiconductor alloy material including band gap widening elemen.
  87. Pryor Roger W. (Bloomfield Hills MI) Klersy Patrick J. (Livonia MI) Piontkowski Jerry A. (Berkley MI) Formigoni Napolean P. (Birmingham MI), Method of fabricating stabilized threshold switching material.
  88. Steven T. Harshfield, Method of forming a contact structure in a semiconductor device.
  89. Gill, Manzur; Lowrey, Tyler, Method of forming a phase-change memory cell using silicon on insulator low electrode in charcogenide elements.
  90. Blalock Guy (Boise ID) Wald Phillip G. (Boise ID), Method of forming a stacked capacitor with striated electrode.
  91. Moore, John T., Method of forming chalcogenide comprising devices, method of precluding diffusion of a metal into adjacent chalcogenide material, and chalcogenide comprising devices.
  92. Weidan Li ; Wilbur G. Catabay ; Wei-Jen Hsia, Method of forming integrated circuit structure having low dielectric constant material and having silicon oxynitride caps over closely spaced apart metal lines.
  93. Harshfield Steven T., Method of making an integrated circuit electrode having a reduced contact area.
  94. Zahorik Russell C. ; Reinberg Alan R., Method of making chalcogenide memory device.
  95. Zahorik Russell C. ; Reinberg Alan R., Method of making chalogenide memory device.
  96. Wolstenholme Graham R. ; Harshfield Steven T. ; Turi Raymond A. ; Gonzalez Fernando ; Blalock Guy T. ; Park Donwon, Method of making small pores defined by a disposable internal spacer for use in chalcogenide memories.
  97. Chiang, Chien; Wicker, Guy C., Method to enhance performance of thermal resistor device.
  98. Chien Chiang ; Guy C. Wicker, Method to enhance performance of thermal resistor device.
  99. Dennison, Charles, Method to selectively increase the top resistance of the lower programming electrode in a phase-change memory.
  100. Dennison, Charles, Method to selectively remove one side of a conductive bottom electrode of a phase-change memory cell and structure obtained thereby.
  101. Garo Derderian ; Vishnu K. Agarwal, Methods for forming rough ruthenium-containing layers and structures/methods using same.
  102. Ovshinsky, Stanford R.; Livesey, Alastair K., Methods of computing with digital multistate phase change materials.
  103. Ovshinsky, Stanford R.; Pashmakov, Boil, Methods of factoring and modular arithmetic.
  104. Terrence McDaniel ; Max F. Hineman, Methods of providing an interlevel dielectric layer intermediate different elevation conductive metal layers in the fabrication of integrated circuitry.
  105. Hudgens, Stephen J.; Lowrey, Tyler A., Modified contact for programmable devices.
  106. Ovshinsky Stanford R., Multibit single cell memory element having tapered contact.
  107. Ovshinsky Stanford R. (Bloomfield Hills MI), Multibit single cell memory element having tapered contact.
  108. Burke Thomas F. ; Hoover Merwin F. ; Bradshaw John H., Multilayer metalized composite on polymer film product and process.
  109. Hudgens, Stephen J.; Lowrey, Tyler A.; Klersy, Patrick J., Multiple layer phase-change memory.
  110. Hudgens, Stephen J.; Lowrey, Tyler A.; Klersy, Patrick J., Multiple layer phrase-change memory.
  111. Ramalingam, Suresh; Murali, Venkatesan, Optic switch.
  112. Mayumi Uno JP; Noboru Yamada JP; Ken'ichi Nagata JP; Hideo Kusada JP, Optical information recording medium with thermal diffusion layer.
  113. Ovshinsky Stanford R., Optical recording media having increased erasability.
  114. Ovshinsky Stanford R. (Bloomfield Hills MI) Fritzsche Hellmut (Chicago IL), Optical recording medium having a plurality of discrete phase change data recording points.
  115. Glatfelter Troy (Royal Oak MI) Hoffman Kevin (Sterling Heights MI) Yang Chi C. (Troy MI) Guha Subhendu (Troy MI), Optically enhanced photovoltaic back reflector.
  116. Hisayuki Kawamura JP; Hiroaki Nakamura JP; Chishio Hosokawa JP, Organic electroluminescent device and method of manufacture thereof.
  117. Guha Subhendu (Troy MI) Ovshinsky Stanford R. (Bloomfield Hills MI), P and n-type microcrystalline semiconductor alloy material including band gap widening elements, devices utilizing same.
  118. John T. Moore ; Terry L. Gilton, PCRAM cell manufacturing.
  119. Yoshikawa Akira (Higashi Yamato JPX) Ochi Osamu (Kodaira JPX) Hisaki Tomoko (Hamura JPX) Mizushima Yoshihiko (Fuchu JPX), Pattern-forming process.
  120. Kozicki Michael N. (Phoenix AZ), Personal electronic dosimeter.
  121. Lai, Stefan K., Phase change material memory device.
  122. Lowrey, Tyler A., Phase change material memory device.
  123. Dennison, Charles, Phase-change memory bipolar array utilizing a single shallow trench isolation for creating an individual active area region for two memory array elements and one bipolar base contact.
  124. Hudgens Stephen J. (Southfield MI) Johncock Annette G. (Royal Oak MI) Ovshinsky Stanford R. (Bloomfield Hills MI) Nath Prem (Rochester MI), Plasma deposited coatings, and low temperature plasma method of making same.
  125. Wolstenholme Graham R. ; Ireland Philip J., Polysilicon pillar diode for use in a non-volatile memory cell.
  126. Masters Joseph I. (Cambridge MA) Goldberg Gershon M. (Arlington MA), Process of doping silver image in chalcogenide layer.
  127. Takaishi Yoshihiro,JPX, Process of fabricating dynamic random access memory device having storage capacitor low in contact resistance and small.
  128. Holmberg Scott H. (Milford MI) Flasck Richard A. (Rochester MI), Programmable cell for use in programmable electronic arrays.
  129. Michael N. Kozicki, Programmable interconnection system for electrical circuits.
  130. Kozicki Michael N. ; West William C., Programmable metallization cell structure and method of making same.
  131. Kozicki Michael N. ; West William C., Programmable metallization cell structure and method of making same.
  132. Kozicki Michael N. ; West William C., Programmable metallization cell structure and method of making same.
  133. Kozicki Michael N. ; West William C., Programmable metallization cell structure and method of making same.
  134. Michael N. Kozicki, Programmable microelectronic devices and method of forming and programming same.
  135. Ovshinsky Stanford R. (Bloomfield Hills MI) Johnson Robert R. (Franklin MI) Cannella Vincent D. (Birmingham MI) Yaniv Zvi (Southfield MI), Programmable semiconductor structures and methods for using the same.
  136. Michael N. Kozicki ; William C. West, Programmable sub-surface aggregating metallization structure and method of making same.
  137. Lowrey, Tyler A., Programming a phase-change material memory.
  138. Lowrey, Tyler A., Programming a phase-change material memory.
  139. Eungjoon Park ; Tyler A. Lowrey, Programming a phase-change memory with slow quench time.
  140. Eungjoon Park, Providing equal cell programming conditions across a large and high density array of phase-change memory cells.
  141. Ovshinsky Stanford R. (Bloomfield Hills MI), Recording and retrieving information in an amorphous memory material using a catalytic material.
  142. Dennison, Charles H.; Wang, Alice T.; Chaturbhai, Patel Kanaiyalal; Chow, Jenn C., Reduced area intersection between electrode and programming element.
  143. Dennison, Charles H.; Wicker, Guy C.; Lowrey, Tyler A.; Hudgens, Stephen J.; Chiang, Chien; Xu, Daniel, Reduced area intersection between electrode and programming element.
  144. Guy C. Wicker, Reduced contact area of sidewall conductor.
  145. Wicker, Guy C., Reduced contact area of sidewall conductor.
  146. Nagasubramanian Ganesan (LaCrescenta CA) DiStefano Salvador (Alhambra CA) Moacanin Jovan (Los Angeles CA), Reversible non-volatile switch based on a TCNQ charge transfer complex.
  147. Gabriel Calvin Todd ; Haskell Jacob ; Sethi Satyendra, Sacrificial multilayer anti-reflective coating for mos gate formation.
  148. Ovshinsky Stanford R. ; Wicker Guy C., Second-layer phase change memory array on top of a logic device.
  149. Michael N. Kozicki, Self-repairing interconnections for electrical circuits.
  150. Troyan Eugeniy (#19 Burdeinogo Str. ; Apt. 449 Minsk BYX 220134), Semiconductor memory device for use in an electrically alterable read-only memory.
  151. Lowrey, Tyler A.; Gill, Manzur, Single level metal memory cell using chalcogenide cladding.
  152. Ovshinsky Stanford R. (Bloomfield Hills MI) Norris Lawrence G. (West Bloomfield MI), Solid state electronic camera including thin film matrix of photosensors.
  153. Harada, Nozomu, Solid state image sensor.
  154. Gonzalez Fernando ; Turi Ray, Stack/trench diode for use with a muti-state material in a non-volatile memory cell.
  155. Klose Peter H. (Troy MI) Ovshinsky Stanford R. (Bloomfield Hills MI), Structure and method for producing an image.
  156. Keem John E. (Bloomfield Hills MI) Ovshinsky Stanford R. (Bloomfield Hills MI) Sadate-Akhavi Hossein (Bloomfield Hills MI) Chen Juei-Teng (Sterling Heights MI) Kadin Alan M. (Troy MI), Superconducting films and devices exhibiting AC to DC conversion.
  157. Masters Joseph I. (Cambridge MA) Goldberg Gershon M. (Arlington MA) Lavine Jerome M. (Lincoln MA), Surface sensitized chalcogenide product and process for making and using the same.
  158. Klersy Patrick J. (Madison Heights MI) Ovshinsky Stanford R. (Bloomfield Hills MI), Switch with improved threshold voltage.
  159. Wolf Ronald M. (Eindhoven NLX) Blom Paulus W. M. (Eindhoven NLX) Krijn Marcellinus P. C. M. (Eindhoven NLX), Switching element with memory provided with Schottky tunnelling barrier.
  160. Lowrey, Tyler A.; Parkinson, Ward D.; Gill, Manzur, Technique and apparatus for performing write operations to a phase change material memory device.
  161. Pryor Roger W. (Bloomfield Hills MI) Formigoni Napoleon P. (Birmingham MI) Ovshinsky Stanford R. (Bloomfield Hills MI), Thin film electrical devices with amorphous carbon electrodes and method of making same.
  162. Ovshinsky Stanford R. (Bloomfield Hills MI) Johnson Robert R. (Franklin MI) Hudgens Stephen J. (Southfield MI) Pryor Roger W. (Bloomfield Hills MI) Wicker Guy C. (Rochester Hills MI) Nolan Robert S. , Thin film electro-optical devices.
  163. Ovshinsky Stanford R. (Bloomfield Hills MI) Hudgens Stephen J. (Southfield MI), Thin film field effect transistor.
  164. Ovshinsky Stanford R. (Bloomfield Hills MI) Hudgens Stephen J. (Southfield MI), Thin film field effect transistor and method of making same.
  165. Ovshinsky Stanford R. (Bloomfield Hills MI) Hudgens Stephen J. (Southfield MI), Thin film field effect transistor and method of making same.
  166. Pryor Roger W. (Bloomfield Hills MI) Formigoni Napoleon P. (Birmingham MI) Ovshinsky Stanford R. (Bloomfield Hills MI), Thin film overvoltage protection devices.
  167. Klersy Patrick J. (Madison Heights MI) Jablonski David C. (Waterford MI) Ovshinsky Stanford R. (Bloomfield Hills MI), Thin-film structure for chalcogenide electrical switching devices and process therefor.
  168. Tyler Lowrey, Three-dimensional (3D) programmable device.
  169. Kenny King-tai Ngan ; Seshadri Ramaswami, Ti/Tinx underlayer which enables a highly <111> oriented aluminum interconnect.
  170. Xu, Daniel; Bengu, Erman; Jin, Ming, Trench sidewall profile for device isolation.
  171. Liaw Jhon-Jhy,TWX ; Yang Ching-Yau,TWX, Two step barrier process.
  172. Ovshinsky Stanford R. ; Pashmakov Boil, Universal memory element and method of programming same.
  173. Ovshinsky Stanford R. ; Pashmakov Boil, Universal memory element with systems employing same and apparatus and method for reading, writing and programming same.
  174. Chiang, Chien, Using selective deposition to form phase-change memory cells.
  175. Lowrey, Tyler A.; Dennison, Charles H., Utilizing atomic layer deposition for programmable device.
  176. Ovshinsky Stanford R. (Bloomfield Hills MI) Guha Subhendu (Clawson MI) Nath Prem (Rochester MI) Yang Chi C. (Troy MI) Fournier Jeffrey (St. Clair Shores MI) Kulman James (Detroit MI), Vapor deposition of semiconductor material.
  177. Ovshinsky Herbert (Oak Park MI), Vertical semiconductor processor.
  178. Ovshinsky Stanford R. (Bloomfield Hills MI) Wicker Guy (Southfield MI), Vertically interconnected parallel distributed processor.
  179. Harshfield Steven T., ZPROM manufacture and design and methods for forming thin structures using spacers as an etching mask.

이 특허를 인용한 특허 (2)

  1. Dahmani, Faiz, Method of fabrication of programmable memory microelectric device.
  2. Pinnow, Cay-Uwe, Solid electrolyte memory element and method for fabricating such a memory element.

문의처: helpdesk@kisti.re.kr전화: 080-969-4114

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로