Fabrication of semiconductor interconnect structure
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-021/302
H01L-021/02
출원번호
UP-0586394
(2006-10-24)
등록번호
US-7531463
(2009-07-01)
발명자
/ 주소
Koos, Daniel A.
Mayer, Steven T.
Park, Heung L.
Cleary, Timothy Patrick
Mountsier, Thomas
출원인 / 주소
Novellus Systems, Inc.
대리인 / 주소
Weaver Austin Villeneuve & Sampson LLP
인용정보
피인용 횟수 :
15인용 특허 :
49
초록▼
An etching process for selectively etching exposed metal surfaces of a substrate and forming a conductive capping layer over the metal surfaces is described. In some embodiments, the etching process involves oxidation of the exposed metal to form a metal oxide that is subsequently removed from the s
An etching process for selectively etching exposed metal surfaces of a substrate and forming a conductive capping layer over the metal surfaces is described. In some embodiments, the etching process involves oxidation of the exposed metal to form a metal oxide that is subsequently removed from the surface of the substrate. The exposed metal may be oxidized by using solutions containing oxidizing agents such as peroxides or by using oxidizing gases such as those containing oxygen or ozone. The metal oxide produced is then removed using suitable metal oxide etching agents such as glycine. The oxidation and etching may occur in the same solution. In other embodiments, the exposed metal is directly etched without forming a metal oxide. Suitable direct metal etching agents include any number of acidic solutions. The process allows for controlled oxidation and/or etching with reduced pitting. After the metal regions are etched and recessed in the substrate surface, a conductive capping layer is formed using electroless deposition over the recessed exposed metal regions.
대표청구항▼
What is claimed is: 1. A method of etching metal portions of a substrate containing a layer of metal and dielectric, the method comprising: receiving the substrate containing the layer of metal and dielectric, wherein the substrate comprises metal overburden covering dielectric field regions; at le
What is claimed is: 1. A method of etching metal portions of a substrate containing a layer of metal and dielectric, the method comprising: receiving the substrate containing the layer of metal and dielectric, wherein the substrate comprises metal overburden covering dielectric field regions; at least partially completing planarization of the overburden; and etching to remove at least a portion of metal remaining exposed on the substrate after planarization by contacting the substrate with a wet etching composition at a pH in a range of between about 5 and 12, the wet etching composition consisting essentially of (i) a complexing agent for ions of the metal, wherein the complexing agent is an aminoacid; (ii) an oxidizer selected from the group consisting of peroxides, permanganates, persulfates, and ozone solution, and (iii) water, wherein the etching composition is a solution, and wherein the etching is accomplished by contacting at least the metal with said solution, wherein the contacting comprises at least one of immersing, spraying, dipping, spin on contact, and using a thin film reactor. 2. The method of claim 1, wherein the aminoacid is glycine. 3. The method of claim 1, wherein the oxidizer is hydrogen peroxide. 4. The method of claim 1, wherein the etching solution has a pH in a range of between about 6 and 10. 5. The method of claim 1, wherein the metal is copper. 6. The method of claim 1, wherein the planarization is chemical mechanical polishing. 7. The method of claim 1, wherein the planarization is an electroplanarization technique. 8. The method of claim 1, wherein said etching removes metal from a metal line and creates a recess in said line of about 5-50 nm below the dielectric field region. 9. The method of claim 1, further comprising forming a capping layer on the etched metal portions of the substrate. 10. The method of claim 9, wherein said etching removes metal from a metal line and creates a recess in said line of about 5-50 nm below the dielectric field region, prior to forming the capping layer. 11. A method of etching metal portions of a substrate containing a layer of metal and dielectric, the method comprising: receiving the substrate containing the layer of metal and dielectric, wherein substrate comprises metal overburden covering dielectric field regions; and etching to remove at least a portion of the overburden on the substrate by contacting the substrate with a wet etching composition at a pH in a range of between about 5 and 12, the wet etching composition consisting essentially of (i) a complexing agent for ions of the metal, wherein the complexing agent is an aminoacid, (ii) an oxidizer selected from the group consisting of peroxides, permanganates, persulfates, and ozone solution, and (iii) water, wherein the etching composition is a solution, and wherein the etching is accomplished by contacting at least the metal with said solution, wherein the contacting comprises at least one of immersing, spraying, dipping, spin on contact, and using a thin film reactor. 12. The method of claim 11, wherein the aminoacid is glycine. 13. The method of claim 11, wherein the metal is copper. 14. The method of claim 11, wherein the etching solution has a pH in a range of between about 6 and 10. 15. The method of claim 11, wherein the oxidizer is hydrogen peroxide. 16. The method of claim 11, wherein said etching removes metal from a metal line and creates a recess in said line of about 5-50 nm below the dielectric field region. 17. The method of claim 11, further comprising forming a capping layer on the etched metal portions of the substrate. 18. The method of claim 17, wherein said etching removes metal from a metal line and creates a recess in said line of about 5-50 nm below the dielectric field region, prior to forming the capping layer. 19. A method of etching metal portions of a substrate containing a layer of metal and dielectric, the method comprising: receiving the substrate containing the layer of metal and dielectric, wherein substrate comprises metal overburden covering dielectric field regions; and etching to remove at least a portion of the overburden on the substrate by contacting the substrate with a wet etching composition at a pH in a range of between about 5 and 12, the wet etching composition consisting essentially of (i) a complexing agent for ions of the metal, wherein the complexing agent is an aminoacid, (ii) an oxidizer selected from the group consisting of peroxides, permanganates, persulfates, and ozone solution, (iii) a pH adjustor and (iv) water, wherein the etching composition is a solution, and wherein the etching is accomplished by contacting at least the metal with said solution, wherein the contacting comprises at least one of immersing, spraying, dipping, spin on contact, and using a thin film reactor. 20. The method of claim 19, wherein the metal is copper. 21. The method of claim 19, wherein the aminoacid is glycine. 22. The method of claim 19, wherein the oxidizer is hydrogen peroxide. 23. The method of claim 22, wherein the pH adjustor is selected from the group consisting of tetra-alkyl ammonium hydroxide, alkali metal hydroxide, an acetate, a carbonate, and a phosphate. 24. The method of claim 19, wherein said etching removes metal from a metal line and creates a recess in said line of about 5-50 nm below the dielectric field region. 25. The method of claim 24, further comprising forming a capping layer on the etched metal portions of the substrate. 26. A method of etching metal portions of a substrate containing a layer of metal and dielectric, the method comprising: receiving the substrate containing the layer of metal and dielectric, wherein the substrate comprises metal overburden covering dielectric field regions; at least partially completing planarization of the overburden by chemical mechanical polishing (CMP) or electroplanarization; and using a wet etching method different from CMP and electroplanarization, to remove at least a portion of metal remaining exposed on the substrate after planarization by contacting the substrate with a wet etching solution at a pH in a range of between about 5 and 12and comprising (i) a complexing agent for ions of the metal, wherein the complexing agent is an aminoacid; and (ii) an oxidizer selected from the group consisting of peroxides, permanganates, persulfates, and ozone solution, wherein the etching composition is a solution, and wherein the etching is accomplished by contacting at least the metal with the etching solution, wherein the contacting comprises at least one of immersing, spraying, dipping, spin on contact, and using a thin film reactor. 27. The method of claim 26, wherein the aminoacid is glycine. 28. The method of claim 26, wherein the oxidizer is hydrogen peroxide. 29. The method of claim 26, wherein said etching removes metal from a metal line and creates a recess in said line of about 5-50 nm below the dielectric field region. 30. The method of claim 29, further comprising forming a capping layer on the etched metal portions of the substrate.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (49)
Chen LinLin, Apparatus and method for electrolytically depositing a metal on a microelectronic workpiece.
Watts David ; Bajaj Rajeev ; Das Sanjit ; Farkas Janos ; Dang Chelsea ; Freeman Melissa ; Saravia Jaime A. ; Gomez Jason ; Cook Lance B., Chemical mechanical polishing (CMP) slurry for copper and method of use in integrated circuit manufacture.
Ma, Ying; Wojtczak, William; Regulski, Cary; Baum, Thomas H.; Bernhard, David D.; Verma, Deepak, Chemical mechanical polishing compositions for metal and associated materials and method of using same.
Bickford Harry R. (Ossining NY) Canfield Dennis A. (Montrose PA) Graham Arthur E. (Lexington KY) Tisdale Stephen L. (Vestal NY) Viehbeck Alfred (Stormville NY), Conditioning of a substrate for electroless plating thereon.
Dubin Valery M. ; Shacham-Diamand Yosef ; Ting Chiu H. ; Zhao Bin ; Vasudev Prahalad K., Electroless CU deposition on a barrier layer by CU contact displacement for ULSI applications.
Cohen Abraham B. (Springfield NJ) Fan Roxy N. (E. Brunswick NJ) Quinn John A. (Morganville NJ), Method for making multilayer circuits using embedded catalyst receptors.
Arledge John K. (Ft. Lauderdale FL) Swirbel Thomas J. (Davie FL) Barreto Joaquin (Coral Springs FL), Method of metallizing high aspect ratio apertures.
Kaja Suryanarayana (Hopewell Junction NY) Mukherjee Shyama P. (Hopewell Junction NY) O\Sullivan Eugene J. (Upper Nyack NY) Paunovic Milan (Port Washington NY), Palladium sulfate solution for the selective seeding of the metal interconnections on polyimide dielectrics for electrol.
Nuzzi Francis J. (Lynbrook NY) Leech Edward J. (Oyster Bay NY) Charm Richard W. (Glen Cove NY) Polichette Joseph (South Farmingdale NY), Process and composition for sensitizing articles for metallization.
Kaja Suryanarayana (Hopewell Junction NY) O\Sullivan Eugene J. (Nyack NY) Schrott Alejandro G. (New York NY), Process for fabricating improved multilayer interconnect systems.
Gilton Terry L. (Boise ID) Tuttle Mark E. (Boise ID) Cathey David A (Boise ID), Process for metallizing integrated circuits with electrolytically-deposited copper.
Schacham-Diamand Yosef ; Dubin Valery M. ; Ting Chiu H. ; Zhao Bin ; Vasudev Prahalad K. ; Desilva Melvin, Protected encapsulation of catalytic layer for electroless copper interconnect.
Chao-Kun Hu ; Robert Rosenberg ; Judith Marie Rubino ; Carlos Juan Sambucetti ; Anthony Kendall Stamper, Reduced electromigration and stressed induced migration of Cu wires by surface coating.
Contolini Robert J. (Pleasanton CA) Mayer Steven T. (San Leandro CA) Tarte Lisa A. (Livermore CA), Removal of field and embedded metal by spin spray etching.
Dubin Valery M. (Cupertino CA) Schacham-Diamand Yosi (Ithaca NY) Zhao Bin (Irvine CA) Vasudev Prahalad K. (Austin TX) Ting Chiu H. (Saratoga CA), Use of cobalt tungsten phosphide as a barrier material for copper metallization.
Mayer, Steven T.; Taatjes, Steve; McCutcheon, Andy; Schall, Jim; Feng, Jinbin, Wafer chuck for use in edge bevel removal of copper from silicon wafers.
Reid, Jonathan D.; Webb, Eric G.; Minshall, Edmund B.; Kepten, Avishai; Stowell, R. Marshall; Mayer, Steven T., Capping before barrier-removal IC fabrication method.
Reid, Jonathan D.; Webb, Eric G.; Minshall, Edmund B.; Kepten, Avishai; Stowell, R. Marshall; Mayer, Steven T., Capping before barrier-removal IC fabrication method.
Mayer, Steven T.; Rea, Mark L.; Hill, Richard S.; Kepten, Avishai; Stowell, R. Marshall; Webb, Eric G., Topography reduction and control by selective accelerator removal.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.