[미국특허]
Die assembly having electrical interconnect
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-023/48
H01L-023/52
H01L-029/40
출원번호
UP-0744153
(2007-05-03)
등록번호
US-7535109
(2009-07-01)
발명자
/ 주소
Robinson, Marc E.
Vindasius, Alfons
Almen, Donald
Jacobsen, Larry
출원인 / 주소
Vertical Circuits, Inc.
대리인 / 주소
Haynes Beffel & Wolfeld LLP
인용정보
피인용 횟수 :
30인용 특허 :
87
초록▼
The present invention provides an apparatus for vertically interconnecting semiconductor die, integrated circuit die, or multiple die segments. Metal rerouting interconnects which extend to one or more sides of the die or segment can be optionally added to the die or multi die segment to provide edg
The present invention provides an apparatus for vertically interconnecting semiconductor die, integrated circuit die, or multiple die segments. Metal rerouting interconnects which extend to one or more sides of the die or segment can be optionally added to the die or multi die segment to provide edge bonding pads upon the surface of the die for external electrical connection points. After the metal rerouting interconnect has been added to the die on the wafer, the wafer is optionally thinned and each die or multiple die segment is singulated from the wafer by cutting or other appropriate singulation method. After the die or multiple die segments are singulated or cut from the wafer, insulation is applied to all surfaces of the die or multiple die segments, openings are made in the insulation above the desired electrical connection pads, and the die or multiple die segments are placed on top of one another to form a stack. Vertically adjacent segments in the stack are electrically interconnected by attaching a short flexible bond wire or bond ribbon to the exposed electrical connection pad at the peripheral edges of the die which protrudes horizontally from the die and applying electrically conductive polymer, or epoxy, filaments or lines to one or more sides of the stack.
대표청구항▼
What is claimed is: 1. A semiconductor die assembly, comprising an unencapsulated die having peripheral electrical connection sites and comprising a plurality of electrically conductive polymer elements electrically connected to a plurality of said peripheral electrical connection sites, wherein th
What is claimed is: 1. A semiconductor die assembly, comprising an unencapsulated die having peripheral electrical connection sites and comprising a plurality of electrically conductive polymer elements electrically connected to a plurality of said peripheral electrical connection sites, wherein the electrically conductive polymer element is electrically connected to the electrical connection site by way of a conducting element electrically connected to the connection site on the die and extending away from the die into the electrically conductive polymer element. 2. The assembly of claim 1, comprising at least two said die, wherein an interconnection site on a first one of said die is electrically connected to an interconnection site on a second one of said die by an electrically conductive polymer element. 3. The assembly of claim 1, wherein the peripheral interconnection sites include original peripheral die pads. 4. The assembly of claim 1, wherein said die is rerouted to connect original die pads to peripheral interconnection sites. 5. The assembly of claim 2, wherein the peripheral interconnection sites on at least one of said die include original peripheral die pads. 6. The assembly of claim 2, wherein at least one of said die is rerouted to connect original die pads to peripheral interconnection sites. 7. The assembly of claim 1, further comprising an electrical insulator situated at least between the die and the electrically conductive polymer element. 8. The assembly of claim 7, wherein the electrical insulator comprises a conformal coating. 9. The assembly of claim 8, wherein the conformal coating has openings above selected ones of the interconnection sites. 10. The assembly of claim 8, wherein the conformal coating comprises a polymer. 11. The assembly of claim 10, wherein the conformal coating comprises parylene. 12. The assembly of claim 2, further comprising an electrical insulator between at least one said die and the electrically conductive polymer element. 13. The assembly of claim 12, wherein the electrical insulator comprises a conformal coating. 14. The assembly of claim 13, wherein wherein the insulating coating has openings above selected ones of the interconnection sites. 15. The assembly of claim 13, wherein wherein the conformal coating comprises a polymer. 16. The assembly of claim 15, wherein wherein the conformal coating comprises parylene. 17. The assembly of claim 1, wherein the electrically conductive polymer element comprises a filament. 18. The assembly of claim 1, wherein the electrically conductive polymer element comprises a line. 19. The assembly of claim 1, wherein the electrically conductive polymer element is oriented generally perpendicular to the die mount side of the substrate a surface of said die. 20. The assembly of claim 1, wherein the electrically conductive polymer element comprises a conductive epoxy. 21. The assembly of claim 1, wherein the electrically conductive polymer element comprises a filled epoxy. 22. The assembly of claim 1, wherein the electrically conductive polymer element comprises a silver filled epoxy. 23. The assembly of claim 1, wherein the electrically conductive polymer element comprises a gold filled epoxy. 24. The assembly of claim 1, wherein the conducting element comprises a bond wire. 25. The assembly of claim 1, wherein the conducting element comprises a bond ribbon. 26. The assembly of claim 1, wherein the conducting element comprises a metal. 27. The assembly of claim 1, wherein the conducting element comprises one of gold, aluminum, copper and palladium, and a combination thereof. 28. The assembly of claim 1, wherein at least one of said die is a memory die. 29. The assembly of claim 1, wherein the electrically conductive polymer element extends beyond at least one surface of a die in the assembly. 30. A semiconductor die assembly, comprising uncapsulated die stacked one over another, each said die having peripheral electrical connection sites, the assembly further comprising an electrically conductive polymer element electrically connected to at least one said electrical connection site by way of a conducting element electrically connected to the connection site on the die and extending away from the die into the electrically conductive polymer element. 31. The assembly of claim 30, wherein said conductive polymer element is electrically connected to fewer than all of said die. 32. The assembly of claim 30, wherein said conductive polymer element is electically connected to fewer than all of said die. 33. The assembly of claim 30, wherein adjacent die in the stack are laminated one to another using an electrically insulating material. 34. The assembly of claim 33, wherein the electrically insulating material comprises a thermally conductive material. 35. The assembly of claim 33, wherein the electrically insulating material comprises a polymer. 36. The assembly of claim 33, wherein the electrically insulating material comprises an epoxy. 37. The assembly of claim 33, wherein the electrically insulating material comprises an epoxy preform. 38. The assembly of claim 33, wherein the electrically insulating material comprises a portion of a conformal die coating. 39. The assembly of claim 38, wherein the conformal die coating comprises parylene. 40. The assembly of claim 33, wherein the electrically insulating material includes spacers. 41. The assembly of claim 33, wherein the electrically insulating material includes spherical spacers. 42. The assembly of claim 40, wherein the spacers comprise one of: glass, ceramic, plastic, Teflon, a polymer, quartz, and combinations thereof. 43. The assembly of claim 35, wherein the electrically insulating material further comprises spacers. 44. The assembly of claim 43, wherein the spacers comprise spheres. 45. The assembly of claim 43, wherein the spacers comprise one of: glass, ceramic, plastic, Teflon, a polymer, quartz, and combinations thereof. 46. The assembly of claim 34, wherein the electrically insulating material further comprises spacers. 47. The assembly of claim 46, wherein the spacers comprise spheres. 48. The assembly of claim 47, wherein the spacers comprise one of: glass, ceramic, plastic, Teflon, a polymer, quartz, and combinations thereof. 49. The assembly of claim 37, wherein the epoxy preform comprises spacers. 50. The assembly of claim 49, wherein the spacers comprise spheres. 51. The assembly of claim 50, wherein the spacers comprise one of: glass, ceramic, plastic, Teflon, a polymer, quartz, and combinations thereof. 52. The assembly of claim 30, wherein at least one said die is oriented such that the active side of the die faces away from a first said die. 53. The assembly of claim 30, wherein at least one said die is oriented such that the active side of the die faces toward a first said die. 54. The assembly of claim 30, wherein the active side of at least two said die face in the same direction.
Berndlmaier Erich (Wappingers Falls NY) Clark Bernard T. (Poughquag NY) Dorler Jack A. (Wappingers Falls NY), Heat transfer structure for integrated circuit package.
Fassbender Charles J. (Poway CA) Tustaniwskyj Jerry I. (Mission Viejo CA) Vora Harshadrai (Poway CA), High density chip stack having a zigzag-shaped face which accommodates connections between chips.
Schmitz Charles E. (Irvine CA) Wimberly Richard C. (Huntington Beach CA) Carlson Donald J. (Tustin CA), High density multi-layered integrated circuit package.
Dzarnoski ; Jr. John E. (Poway CA) Babcock James W. (Escondido CA), Layered electronic assembly having compensation for chips of different thickness and different I/O lead offsets.
Go ; deceased Tiong C. (late of El Toro CA by Jane C. Go ; executor) Minahan Joseph A. (Simi Valley CA) Shanken Stuart N. (Laguna Niguel CA), Method of fabricating electronic circuitry unit containing stacked IC layers having lead rerouting.
Kumamoto Toshio (Hyogo JPX) Nakagawa Shinichi (Hyogo JPX) Nakaya Masao (Hyogo JPX), Semiconductor integrated circuit device in which integrated circuit units having different functions are stacked in thre.
Bertin Claude L. (South Burlington VT) Hedberg Erik L. (Essex Junction VT) Howell Wayne J. (South Burlington VT), Semiconductor stack structures and fabrication/sparing methods utilizing programmable spare circuit.
Pedersen David V. (Scotts Valley CA) Finley Michael G. (Cambria CA) Sautter Kenneth M. (Sunnyvale CA), Silicon segment programming method and apparatus.
Bertin Claude L. (South Burlington VT) Farrar ; Sr. Paul A. (South Burlington VT) Kalter Howard L. (Colchester VT) Kelley ; Jr. Gordon A. (Essex Junction VT) van der Hoeven Willem B. (Jericho VT) Whi, Three dimensional multichip package methods of fabrication.
Bertin Claude L. (South Burlington) Farrar ; Sr. Paul A. (South Burlington) Kalter Howard L. (Colchester) Kelley ; Jr. Gordon A. (Essex Junction) van der Hoeven Willem B. (Jericho) White Francis R. (, Three-dimensional multichip packages and methods of fabrication.
Pedersen David V. (Scotts Valley CA) Finley Michael G. (Cambria CA) Sautter Kenneth M. (Sunnyvale CA), Vertical interconnect process for silicon segments.
Co, Reynaldo; Leal, Jeffrey S.; Pangrle, Suzette K.; McGrath, Scott; Melcher, De Ann Eileen; Barrie, Keith L.; Villavicencio, Grant; Del Rosario, Elmer M.; Bray, John R., Electrical connector between die pad and z-interconnect for stacked die assemblies.
Co, Reynaldo; Leal, Jeffrey S.; Pangrle, Suzette K.; McGrath, Scott; Melcher, DeAnn Eileen; Barrie, Keith L.; Villavicencio, Grant; del Rosario, Elmer M.; Bray, John R., Electrical connector between die pad and z-interconnect for stacked die assemblies.
McElrea, Simon J. S.; Andrews, Jr., Lawrence Douglas; McGrath, Scott; Caskey, Terrence; Crane, Scott Jay; Robinson, Marc E.; Cantillep, Loreto, Electrically interconnected stacked die assemblies.
McElrea, Simon J. S.; Andrews, Jr., Lawrence Douglas; McGrath, Scott; Caskey, Terrence; Crane, Scott Jay; Robinson, Marc E.; Cantillep, Loreto, Electrically interconnected stacked die assemblies.
Tao, Min; Sun, Zhuowen; Kim, Hoki; Zohni, Wael; Agrawal, Akash, Enhanced density assembly having microelectronic packages mounted at substantial angle to board.
Crane, Scott Jay; McElrea, Simon J. S.; McGrath, Scott; Pan, Weiping; Melcher, De Ann Eileen; Robinson, Marc E., Semiconductor die mount by conformal die coating.
Crane, Scott Jay; McElrea, Simon J. S.; McGrath, Scott; Pan, Weiping; Melcher, De Ann Eileen; Robinson, Marc E., Semiconductor die mount by conformal die coating.
Crane, Scott Jay; McElrea, Simon J. S.; McGrath, Scott; Pan, Weiping; Melcher, DeAnn Eileen; Robinson, Marc E., Semiconductor die mount by conformal die coating.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.