Deposition over mixed substrates using trisilane
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-021/20
H01L-021/02
출원번호
UP-0843552
(2007-08-22)
등록번호
US-7547615
(2009-07-01)
발명자
/ 주소
Todd, Michael A.
출원인 / 주소
ASM America, Inc.
대리인 / 주소
Knobbe, Martens Olson & Bear, LLP
인용정보
피인용 횟수 :
0인용 특허 :
139
초록▼
Trisilane is used in chemical vapor deposition methods to deposit silicon-containing films over mixed substrates. Such methods are useful in semiconductor manufacturing to provide a variety of advantages, including uniform deposition over heterogeneous surfaces, high deposition rates, and higher man
Trisilane is used in chemical vapor deposition methods to deposit silicon-containing films over mixed substrates. Such methods are useful in semiconductor manufacturing to provide a variety of advantages, including uniform deposition over heterogeneous surfaces, high deposition rates, and higher manufacturing productivity. An example is in forming the base region of a heterojunction bipolar transistor, including simultaneous deposition over both single crystal semiconductor surfaces and amorphous insulating regions.
대표청구항▼
I claim: 1. A method of reducing the number of steps in a semiconductor device manufacturing process, comprising: identifying a semiconductor device manufacturing process that comprises: (a) depositing a first silicon-containing film onto a single-crystal surface and a non-epitaxial surface, (b) fo
I claim: 1. A method of reducing the number of steps in a semiconductor device manufacturing process, comprising: identifying a semiconductor device manufacturing process that comprises: (a) depositing a first silicon-containing film onto a single-crystal surface and a non-epitaxial surface, (b) forming a mask over the non-epitaxial surface to protect the first silicon-containing film over the non-epitaxial surface, (c) etching the first silicon-containing film over the single-crystal surface to expose the single-crystal surface, and (d) depositing a second silicon-containing film onto the exposed single-crystal surface; and modifying the semiconductor device manufacturing process by eliminating steps (b), (c), and (d) to provide a modified process capable of depositing in a single step a silicon-containing film that is epitaxial on the single-crystal surface and non-epitaxial on the non-epitaxial surface. 2. The method of claim 1, wherein the modified process comprises using trisilane to deposit in a single step the epitaxial film on the single-crystal surface and the non-epitaxial film on the non-epitaxial surface. 3. The method of claim 2, wherein the modified process comprises using trisilane in place of a silicon source selected from the group consisting of silane, disilane, dichlorosilane, trichlorosilane and silicon tetrachloride. 4. The method of claim 3, wherein the modified process comprises using trisilane in place of silane. 5. The method of claim 1, wherein depositing the first silicon-containing film in the semiconductor device manufacturing process before it is modified comprises depositing a polycrystalline film over the single crystal surface and the non-epitaxial surface. 6. The method of claim 1, wherein the non-epitaxial surface is amorphous. 7. The method of claim 1, wherein the non-epitaxial surface is polycrystalline. 8. A method of reducing the number of steps in a semiconductor device manufacturing process, comprising: identifying a semiconductor device manufacturing process, wherein the semiconductor device manufacturing process comprises (a) depositing a first silicon-containing film onto a non-epitaxial surface and onto a single-crystal surface using a first silicon source, forming a mask over the non-epitaxial surface, after depositing the first silicon-containing film to protect the first silicon-containing film over the non-epitaxial surface; and etching the first silicon-containing film over the single-crystal surface to expose the single-crystal surface, prior to depositing the second silicon-containing film and, in a separate step, (b) depositing a second silicon-containing film onto the single-crystal surface using a second silicon source; wherein the first silicon source and the second silicon source are each individually selected from the group consisting of silane, disilane, dichlorosilane, trichlorosilane and silicon tetrachloride; and modifying the semiconductor device manufacturing process to form a modified process, the modified process comprising using trisilane in place of the first silicon source and the second silicon source, wherein the trisilane is capable of depositing a third silicon-containing film onto the single-crystal surface and the non-epitaxial surface in a single step. 9. A method of reducing the number of steps in a semiconductor device manufacturing process, comprising: identifying a semiconductor device manufacturing process, wherein the semiconductor device manufacturing process comprises (a) depositing a first silicon-containing film onto a non-epitaxial surface using a first silicon source and, in a separate step, (b) depositing a second silicon-containing film onto a single-crystal surface using a second silicon source; wherein the first silicon source and the second silicon source are silane; and modifying the semiconductor device manufacturing process to form a modified process, the modified process comprising using trisilane in place of the first silicon source and the second silicon source, wherein the trisilane is capable of depositing a third silicon-containing film onto the single-crystal surface and the non-epitaxial surface in a single step. 10. The method of claim 8, wherein the modifying of the semiconductor device manufacturing process comprises eliminating the steps of forming the mask and etching. 11. The method of claim 8, wherein the first silicon-containing film comprises a polycrystalline morphology.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (139)
Cote Donna R. ; Edelstein Daniel C. ; Fitzsimmons John A. ; Ivers Thomas H. ; Jamison Paul C. ; Levine Ernest, Adhesion of silicon carbide films.
Aiso Fumiki,JPX ; Watanabe Hirohito,JPX ; Hirota Toshiyuki,JPX ; Zenke Masanobu,JPX ; Fujiwara Shuji,JPX, Capacitor incorporated in semiconductor device having a lower electrode composed of multi-layers or of graded impurity c.
Cruse Richard (Kendall Park NJ) Szalai Veronika (New Haven CT) Clark Terence (Princeton NJ) Rohman Stephen (Kendall Park NJ) Mininni Robert (Stockton NJ), Compounds useful as chemical precursors in chemical vapor deposition of silicon-based ceramic materials.
Deboer Scott J. ; Schuegraf Klaus F. ; Weimer Ronald A. ; Thakur Randhir P. S., DRAM capacitors made from silicon-germanium and electrode-limited conduction dielectric films.
Hochberg Arthur K. (Solana Beach CA) O\Meara David L. (Oceanside CA) Roberts David A. (Carlsbad CA), Deposition of silicon nitride films from azidosilane sources.
Lane Andrew P. (Westminster TX) Webb Douglas A. (Allen TX) Frederick Gene R. (Mesquite TX), Deposition of silicon-containing films using organosilicon compounds and nitrogen trifluoride.
Dennard Robert H. (Peekskill NY) Meyerson Bernard S. (Yorktown Heights NY) Rosenberg Robert (Peekskill NY), Fabrication of defect free silicon on an insulating substrate.
Arst Margareth C. (Palo Alto CA) Chen Teh-Yi J. (Cupertino CA) Ritz Kenneth N. (Santa Clara CA) Redkar Shailesh S. (Mountain View CA), Formation of composite monosilicon/polysilicon layer using reduced-temperature two-step silicon deposition.
Kermani Ahmad (Fremont CA) Johnsgard Kristian E. (San Jose CA) Galewski Carl (Berkeley CA), Gas phase doping of semiconductor material in a cold-wall radiantly heated reactor under reduced pressure.
Meyerson Bernard S. (Yorktown Heights NY) Plecenik Richard M. (Wappingers Falls NY) Scott Bruce A. (Pleasantville NY), High efficiency homogeneous chemical vapor deposition.
Chang Mei (Cupertino CA) Wang David N. K. (Cupertino CA) White John M. (Hayward CA) Maydan Dan (Los Altos Hills CA), Inlet manifold and methods for increasing gas dissociation and for PECVD of dielectric films.
Cavins Craig Allan ; Tseng Hsing-Huang ; Chang Ko-Min, Integrated circuit having a jet vapor deposition silicon nitride film and method of making the same.
Jasinski Joseph M. (Pleasantville NY) Meyerson Bernard S. (Yorktown Heights NY) Scott Bruce A. (Pleasantville NY), Low pressure chemical vapor deposition of tungsten silicide.
Brodsky Marc H. (Mt. Kisco NY) Scott Bruce A. (Pleasantville NY), Method for depositing silicon films and related materials by a glow discharge in a disiland or higher order silane gas.
Yao Liang-Gi,TWX ; Cheu Yue-Feng,TWX ; Lin Keng-Chu,TWX, Method for fabricating an oxynitride layer having anti-reflective properties and low leakage current.
Ueda Tohru,JPX ; Fukushima Yasumori,JPX ; Nakamura Kenta,JPX, Method for forming ultrafine particles and/or ultrafine wire, and semiconductor device using ultrafine particles and/or ultrafine wire formed by the forming method.
Corboy ; Jr. John F. (Ringoes NJ) Jastrzebski Lubomir L. (Plainsboro NJ) Blackstone Scott C. (Hopewell NJ) Pagliaro ; Jr. Robert H. (Trenton NJ), Method for growing monocrystalline silicon through mask layer.
Wiesmann Harold J. (Vactronic Lab. Equipment ; Inc. ; 65 Brightside Ave. E. Northport NY 11731), Method for the indirect deposition of amorphous silicon and polycrystalline silicone and alloys thereof.
Jastrzebski Lubomir L. (Plainsboro NJ) Corboy ; Jr. John F. (East Amwell Township ; Hunterdon County NJ) Pagliaro ; Jr. Robert H. (Mercer County NJ) Soydan Ramazan (Berkley Township ; Ocean County NJ, Method for thinning silicon.
Yamoto, Hisayoshi; Yamanaka, Hideo, Method of growing a polycrystalline silicon layer, method of growing a single crystal silicon layer and catalytic CVD apparatus.
Suguro Kyoichi (Yokohama JPX) Okano Haruo (Tokyo JPX), Method of manufacturing a multilayered metallization structure in which the conductive layer and insulating layer are se.
Hensel John C. (Summit NJ) Levi Anthony F. J. (Summit NJ) Tung Raymond T. (New Providence NJ), Method of producing a silicide/Si heteroepitaxial structure, and articles produced by the method.
Hyun-bo Shin KR; Myeong-cheol Kim KR; Jin-won Kim KR; Ki-hyun Hwang KR; Jae-young Park KR; Bon-young Koo KR, Methods of forming HSG capacitors from nonuniformly doped amorphous silicon layers and HSG capacitors formed thereby.
Ueda Tohru,JPX ; Fukushima Yasumori,JPX ; Yasuo Fumitoshi,JPX, Microstructure producing method capable of controlling growth position of minute particle or thin and semiconductor device employing the microstructure.
Heuer, Arthur H.; Kahn, Harold; Yang, Jie; Phillips, Stephen M., Multi-layer assemblies with predetermined stress profile and method for producing same.
Hudgens Stephen J. (Southfield MI) Johncock Annette G. (Royal Oak MI) Ovshinsky Stanford R. (Bloomfield Hills MI) Nath Prem (Rochester MI), Plasma deposited coatings, and low temperature plasma method of making same.
Hayashi Yutaka (Ibaraki JPX) Yamanaka Mitsuyuki (Ibaraki JPX), Process for depositing a thermal CVD film of Si or Ge using a hydrogen post-treatment step and an optional hydrogen pre-.
Twu Jih-Churng,TWX ; Jang Syun-Ming,TWX ; Yu Chen-Hua,TWX, Reduction of surface defects on amorphous silicon grown by a low-temperature, high pressure LPCVD process.
Ozturk Mehmet C. (Cary NC) Grider Douglas T. (Raleigh NC) Sanganeria Mahesh K. (Raleigh NC) Ashburn Stanton P. (Cary NC), Selective deposition of doped silion-germanium alloy on semiconductor substrate.
Miyachi Kenji (Yokohama) Fukuda Nobuhiro (Yokohama) Ashida Yoshinori (Yokohama) Koyama Masato (Kamakura JPX), Semiconductor film and process for its production.
Ueda Tohru,JPX ; Nakamura Kenta,JPX ; Fukushima Yasumori,JPX, Semiconductor storage element having a channel region formed of an aggregate of spherical grains and a method of manufacturing the same.
Burghartz Joachim N. (Shrub Oak NY) Meyerson Bernard S. (Yorktown Heights NY) Sun Yuan-Chen (Katonah NY), SiGe thin film or SOI MOSFET and method for making the same.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.