Configurable integrated circuit with different connection schemes
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-025/00
H03K-019/177
출원번호
UP-0558870
(2006-11-10)
등록번호
US-7557609
(2009-07-15)
발명자
/ 주소
Rohe, Andre
Teig, Steven
출원인 / 주소
Tabula, Inc.
대리인 / 주소
Adeli & Tollen LLP
인용정보
피인용 횟수 :
10인용 특허 :
134
초록▼
Some embodiments provide an IC with a configurable node array that has (1) two similar nodes within the interior of the array, and (2) two different connection schemes. The first connection scheme specifies a set of connections between the first node and a set of nodes in the array, while the second
Some embodiments provide an IC with a configurable node array that has (1) two similar nodes within the interior of the array, and (2) two different connection schemes. The first connection scheme specifies a set of connections between the first node and a set of nodes in the array, while the second connection scheme specifies a second set of connections between the second node and a set of nodes in the array. The two nodes cannot connect to any nodes on the boundary of the array with any connection that is specified in any connection scheme.
대표청구항▼
We claim: 1. An integrated circuit ("IC") comprising: a plurality of configurable nodes arranged in an array; and a plurality of direct connection schemes for the plurality of said nodes, wherein each direct connection scheme for a particular node specifies a set of direct connections between the p
We claim: 1. An integrated circuit ("IC") comprising: a plurality of configurable nodes arranged in an array; and a plurality of direct connection schemes for the plurality of said nodes, wherein each direct connection scheme for a particular node specifies a set of direct connections between the particular node and a set of nodes, wherein at least two similar nodes have two different direct connection schemes, wherein two direct connection schemes are different if they have different arrangements of direct connections, and the difference in the arrangements of direct connections is not necessitated by an absence of nodes in the array of configurable nodes that would otherwise allow the direct connection schemes to be the same. 2. The IC of claim 1, wherein a first set of direct connections in the first direct connection scheme has a symmetrical relationship with a second set of direct connections in the second direct connection scheme. 3. The IC of claim 2, wherein each particular direct connection in the first direct connection scheme has a symmetrical relationship with a particular direct connection in the second direct connection scheme. 4. The IC of claim 2, wherein a first direct connection is symmetrically related to a second direct connection when the first direct connection's orientation is rotated by a particular angle with respect to the second direct connection. 5. The IC of claim 1, wherein said array comprises a plurality of rows and a plurality of columns, wherein at least one direct connection scheme specifies a long offset direct connection, wherein a long offset direct connection is a direct connection between two nodes that are not in the same row and column and that are separated by at least three rows or three columns. 6. The IC of claim 1, wherein the two different connection schemes comprise a first direct connection scheme and a second direct connection scheme, wherein said first direct connection scheme comprises: a) a same set of direct connections as said second direct connection scheme; and b) at least one additional direct connection not in the second direct connection scheme. 7. The IC of claim 1, wherein at least one of said plurality of nodes comprises a configurable logic circuit. 8. The IC of claim 1, wherein at least one of said plurality of nodes comprises a configurable interconnect circuit. 9. The IC of claim 1, wherein at least one of said plurality of nodes comprises a configurable logic circuit and a configurable interconnect circuit. 10. The IC of claim 1, wherein a direct connection comprises a set of wire segments. 11. The IC of claim 10, wherein a direct connection further comprises a buffer circuit. 12. The IC of claim 10, wherein at least one set of wire segments of a direct connection comprises at least two wire segments on at least two different wiring layers of the IC. 13. The IC of claim 12, wherein the direct connection further comprises a set of vias that connect the wire segments. 14. The IC of claim 1, wherein two nodes are similar when they have the same circuit elements in approximately the same arrangement. 15. The IC of claim 14, wherein two nodes are similar when they further have the same wiring between said corresponding circuit elements. 16. The IC of claim 1, wherein the two different direct connection schemes do not have a symmetrical relationship with each other. 17. The IC of claim 1, wherein a first direct connection scheme for a first node comprises a direct connection from the first node to a second node displaced by (i) a first distance in a first direction and (ii) a second distance in a second direction from said first node, wherein a different second direct connection for a third node scheme does not comprise a direct connection from the third node to a fourth node that is displaced by (i) said first distance in said first direction and (ii) said second distance in said second direction from said third node, but wherein said fourth node is part of said plurality of nodes. 18. An electronic device comprising: an integrated circuit ("IC") comprising: a) a plurality of configurable nodes arranged in an array comprising first and second nodes that are similar to each other; b) a first direct connection scheme that specifies a first set of direct connections between the first node and a first set of nodes; and c) a second direct connection scheme that specifies a second set of direct connections between the second node and a second set of nodes, wherein the first and second sets of direct connections are different, wherein two direct connection schemes are different if they have different arrangements of direct connections, and the difference in the arrangements is not necessitated by an absence of nodes in the array that would otherwise allow the direct connection schemes to be the same. 19. The electronic device of claim 18, wherein the first set of direct connections in the first direct connection scheme has a symmetrical relationship with the second set of direct connections in the second direct connection scheme. 20. The electronic device of claim 19, wherein each particular direct connection in the first direct connection scheme has a symmetrical relationship with a particular direct connection in the second direct connection scheme. 21. The electronic device of claim 18, wherein said first set of nodes comprises at least one node that is not aligned vertically or horizontally with said first node. 22. The electronic device of claim 21, wherein said first set of nodes comprises at least one node that is aligned vertically or horizontally with said first node. 23. An integrated circuit ("IC") comprising: a plurality of sets of circuit elements in an arrangement, wherein each of said sets comprises at least one configurable circuit; a plurality of different direct connection schemes for said sets of circuit elements, wherein each direct connection scheme for a particular set of circuit elements specifies a set of direct connections between the particular set of circuit elements and a particular group of sets of circuit elements, wherein a direct connection scheme is an arrangement of direct connections between sets of circuit elements, and wherein different direct connection schemes have different arrangements of direct connections, wherein a direct connection does not include intervening interconnect circuits, wherein a first direct connection scheme has a symmetrical relationship with a second direct connection scheme but is not identical to said second direct connection scheme. 24. The IC of claim 23, wherein a first particular direct connection scheme is symmetrically related to a second particular direct connection scheme when said first particular direct connection scheme has the same arrangement of direct connections as said second particular direct connection scheme, except that the arrangement has an angular offset with respect to the second particular direct connection scheme. 25. The IC of claim 23, wherein a first particular direct connection scheme is symmetrically related to a second particular direct connection scheme when said first particular direct connection scheme has the same arrangement of direct connections as said second particular direct connection scheme, except that the arrangement is reversed about an axis with respect to the second particular direct connection scheme. 26. An integrated circuit ("IC") comprising: a plurality of groups of configurable circuits; a plurality of direct connection schemes for the plurality of the groups of configurable circuits, each direct connection scheme comprising a set of direct connections between a particular group of configurable circuits and a set of groups of configurable circuits, wherein a direct connection does not include intervening interconnect circuits, wherein the plurality of direct connection schemes comprises a first direct connection scheme for a first group of configurable circuits and a second direct connection scheme for a second group of configurable circuits, wherein the first direct connection scheme comprises a direct connection from the first group of configurable circuits to a third group of configurable circuits displaced by (i) a first distance in a first direction and (ii) a second distance in a second direction from said first group of configurable circuits, wherein the second direct connection scheme does not comprise a direct connection from the second group of configurable circuits to a fourth group of configurable circuits that is displaced by (i) said first distance in said first direction and (ii) said second distance in said second direction from said second group of configurable circuits, but wherein said fourth group of configurable circuits is part of said plurality of groups of configurable circuits. 27. An integrated circuit ("IC") comprising: an arrangement of configurable nodes comprising a plurality of rows and a plurality of columns; and a plurality of direct connection schemes for the plurality of said nodes, wherein each direct connection scheme for a particular node specifies a set of direct connections between the particular node and a set of nodes, wherein at least two similar nodes have two different direct connection schemes, wherein two direct connection schemes are different if they have different arrangements of direct connections, and the difference in the arrangements of direct connections is not necessitated by an absence of nodes in the arrangement of configurable nodes that would otherwise allow the direct connection schemes to be the same.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (134)
Ting, Benjamin S., Architecture and interconnect scheme for programmable logic circuits.
Andy L. Lee ; Christopher F. Lane ; Srinivas T. Reddy ; Brian D. Johnson ; Ketan H. Zaveri ; Mario Guzman ; Quyen Doan, Configurable memory structures in a programmable logic device.
Trimberger Stephen M. (San Jose CA) Carberry Richard A. (Los Gatos CA) Johnson Robert A. (San Jose CA) Wong Jennifer (Fremont CA), Configuration modes for a time multiplexed programmable logic device.
Wakayama Shigetoshi,JPX ; Gotoh Kohtaroh,JPX ; Saito Miyoshi,JPX ; Ogawa Junji,JPX, Destructive read type memory circuit, restoring circuit for the same and sense amplifier.
Nguyen Bai ; Agrawal Om P. ; Sharpe-Geisler Bradley A. ; Wong Jack T. ; Chang Herman M., Efficient interconnect network for use in FPGA device having variable grain architecture.
Agrawal, Om P.; Fontana, Fabiano; Bosco, Gilles M., Enhanced CPLD macrocell module having selectable bypass of steering-based resource allocation and methods of use.
Tavana Danesh (Mountain View CA) Yee Wilson K. (Tracy CA) Holen Victor A. (Saratoga CA), FPGA architecture with repeatable tiles including routing matrices and logic matrices.
Iadanza Joseph Andrew ; Kilmoyer Ralph David ; Laramie Michael Joseph ; Seidel Victor Paul ; Zittritsch Terrance John, Field programmable memory array.
Bennett David Wayne (Louisville CO) Dellinger Eric Ford (Boulder CO) Manaker ; Jr. Walter A. (Boulder CO) Stern Carl M. (Boulder CO) Troxel William R. (Longmont CO) Young Jay Thomas (Louisville CO), Frequency driven layout and method for field programmable gate arrays.
Rostoker Michael D. ; Koford James S. ; Scepanovic Ranko ; Jones Edwin R. ; Padmanahben Gobi R. ; Kapoor Ashok K. ; Kudryavtsev Valeriy B.,RUX ; Andreev Alexander E.,RUX ; Aleshin Stanislav V.,RUX ; , Hexagonal field programmable gate array architecture.
Lien Jung-Cheun ; Feng Sheng ; Sun Chung-yuan ; Huang Eddy Chieh, Integrated circuit that includes a field-programmable gate array and a hard gate array having the same underlying structure.
Vorbach,Martin; M체nch,Robert, Internal bus system for DFPS and units with two-or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexity.
Goetting F. Erich (Cupertino CA) Trimberger Stephen M. (San Jose CA), Logic cell for field programmable gate array having optional internal feedback and optional cascade.
Norman Kevin A. ; Patel Rakesh H. ; Sample Stephen P. ; Butts Michael R., Look-up table based logic element with complete permutability of the inputs to the secondary signals.
Chiang David (Saratoga CA) Lee Napoleon W. (Fremont CA) Ho Thomas Y. (Milpitas CA) Harrison David A. (Cupertino CA) Kucharewski ; Jr. Nicholas (Pleasanton CA) Seltzer Jeffrey H. (San Jose CA), Macrocell with product-term cascade and improved flip flop utilization.
Clinton Kim P. N. ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Seidel Victor Paul ; Zittritsch Terrance John, Memory cells for field programmable memory array.
Poplingher Mircea ; Chen Wenliang ; Suryanarayanan Ganesh ; Chen Wayne W. ; Lo Roger Y., Memory device for a microprocessor register file having a power management scheme and method for copying information between memory sub-cells in a single clock cycle.
Larsen Wendell Ray (Essex Junction VT) Keyser Frank Ray (Colchester VT) Worth Brian A. (Milton VT), Memory mapping method and apparatus to fold sparsely populated structures into densely populated memory columns or rows.
Fuller Christine Marie ; Hartman Steven Paul ; Millham Eric Ernest, Method and system for optimizing a critical path in a field programmable gate array configuration.
Craft David John ; Gould Scott Whitney ; Keyser ; III Frank Ray ; Worth Brian, Method and system for programming a gate array using a compressed configuration bit stream.
Bailis, Robert Thomas; Kuhlmann, Charles Edward; Lingafelt, Charles Steven; Rincon, Ann Marie, Method and system for use of a field programmable function within a chip to enable configurable I/O signal timing characteristics.
Bailis, Robert Thomas; Kuhlmann, Charles Edward; Lingafelt, Charles Steven; Rincon, Ann Marie, Method and system for use of a field programmable function within a standard cell chip for repair of logic circuits.
Bailis, Robert Thomas; Kuhlmann, Charles Edward; Lingafelt, Charles Steven; Rincon, Ann Marie, Method and system for use of a field programmable interconnect within an ASIC for configuring the ASIC.
Bailis, Robert Thomas; Kuhlmann, Charles Edward; Lingafelt, Charles Steven; Rincon, Ann Marie, Method and system for use of an embedded field programmable gate array interconnect for flexible I/O connectivity.
Gould Scott Whitney ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Zittritsch Terrance John, Method of operating a field programmable memory array with a field programmable gate array.
Trimberger Stephen M. (San Jose CA) Carberry Richard A. (Los Gatos CA) Johnson Robert A. (San Jose CA) Wong Jennifer (Fremont CA), Method of time multiplexing a programmable logic device.
Gould Scott Whitney ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Zittritsch Terrance John, Programmable address decoder for field programmable memory array.
Clinton Kim P. N. (Essex Junction VT) Gould Scott W. (South Burlington VT) Hartman Steven P. (Jericho VT) Iadanza Joseph A. (Hinesburg VT) Keyser ; III Frank R. (Colchester VT) Millham Eric E. (St. G, Programmable array interconnect network.
Agrawal Om P. (San Jose CA) Wright Michael J. (Menlo Park CA) Shen Ju (San Jose CA), Programmable gate array with improved interconnect structure, input/output structure and configurable logic block.
El Gamal Abbas A. (Palo Alto CA) El-Ayat Khaled A. (Cupertino CA) Greene Jonathan W. (Palo Alto CA) Guo Ta-Pen R. (Cupertino CA) Reyneri Justin M. (Los Altos CA), Programmable interconnect architecture.
Motomura Masato,JPX, Programmable logic IC having memories for previously storing a plurality of configuration data and a method of reconfigurating same.
Leong William W. (San Francisco CA) Cliff Richard G. (Milpitas CA) McClintock Cameron (Mountain View CA), Programmable logic array device with grouped logic regions and three types of conductors.
New Bernard J. ; Johnson Robert Anders ; Wittig Ralph ; Mohan Sundararajarao, Rapidly reconfigurable FPGA having a multiple region architecture with reconfiguration caches useable as data RAM.
Blodget, Brandon J.; McMillan, Scott P.; James-Roxby, Philip B.; Sundararajan, Prasanna; Keller, Eric R.; Curd, Derek R.; Kalra, Punit S.; LeBlanc, Richard J.; Eck, Vincent P., Reconfiguration of a programmable logic device using internal control.
Om P. Agrawal ; Claudia A. Stanley ; Xiaojie (Warren) He ; Larry R. Metzger ; Robert A. Simon ; Kerry A. Ilgenstein, Scalable architecture for high density CPLD's having two-level hierarchy of routing resources.
Clinton Kim P. N. ; Gould Scott Whitney ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Kilmoyer Ralph David ; Laramie Michael Joseph ; Seidel Victor Paul ; Zittritsch Terrance John, Selective connectivity between memory sub-arrays and a hierarchical bit line structure in a memory array.
Agrawal Om P. ; Chang Herman M. ; Sharpe-Geisler Bradley A. ; Tran Giap H., Symmetrical, extended and fast direct connections between variable grain blocks in FPGA integrated circuits.
Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Kilmoyer Ralph David ; Laramie Michael Joseph, System for implementing write, initialization, and reset in a memory array using a single cell write port.
Balasubramanian,Rabindranath; Zhu,Limin; Speers,Theodore; Bakker,Gregory, System-on-a-chip integrated circuit including dual-function analog and digital inputs.
Trimberger Stephen M. (San Jose CA) Carberry Richard A. (Los Gatos CA) Johnson Robert Anders (San Jose CA) Wong Jennifer (Fremont CA), Time multiplexed programmable logic device.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.