[미국특허]
Integrated circuit memory device and signaling method for adjusting drive strength based on topography of integrated circuit devices
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G06F-013/00
G05F-001/10
출원번호
UP-0929974
(2007-10-30)
등록번호
US-7565468
(2009-07-29)
발명자
/ 주소
Horowitz, Mark A.
Barth, Richard M.
Hampel, Craig E.
Moncayo, Alfredo
Donnelly, Kevin S.
Zerbe, Jared L.
출원인 / 주소
Rambus Inc.
대리인 / 주소
Morgan, Lewis & Bockius LLP
인용정보
피인용 횟수 :
3인용 특허 :
127
초록▼
An integrated circuit device includes an output driver, a first register to store a value representative of a drive strength setting of the output driver, wherein the value is determined based on information stored in a supplemental memory device external to the integrated circuit memory device, and
An integrated circuit device includes an output driver, a first register to store a value representative of a drive strength setting of the output driver, wherein the value is determined based on information stored in a supplemental memory device external to the integrated circuit memory device, and a transmitter circuit configurable to receive the value representative of a drive strength setting of the output driver. The output driver is configurable to output data synchronously with respect to an external clock signal.
대표청구항▼
What is claimed is: 1. An integrated circuit memory device comprising: an output driver; a first register to store a value representative of a drive strength setting of the output driver, wherein the value is determined based on a topography of a plurality of integrated circuit memory devices, incl
What is claimed is: 1. An integrated circuit memory device comprising: an output driver; a first register to store a value representative of a drive strength setting of the output driver, wherein the value is determined based on a topography of a plurality of integrated circuit memory devices, including the integrated circuit memory device, that are coupled to a bus; and a transmitter circuit including the output driver to output data using the drive strength setting and synchronously with respect to an external clock signal. 2. The integrated circuit memory device of claim 1, wherein the value is determined, at least in part, by accessing a supplemental memory device. 3. The integrated circuit memory device of claim 1, wherein the integrated circuit memory device is a dynamic random access memory device. 4. The integrated circuit memory device of claim 1, wherein the integrated circuit memory device is a flash memory device. 5. The integrated circuit memory device of claim 1, wherein the data is output onto an external signal line, wherein the drive strength setting of the output driver includes an equalization setting to compensate for a cross coupled signal present on the external signal line. 6. The integrated circuit memory device of claim 1, wherein the data is output onto an external signal line, wherein the drive strength setting of the output driver includes an equalization setting to compensate for residual signals present on the external signal line. 7. The integrated circuit memory device of claim 1, wherein the drive strength setting of the output driver indicates a voltage swing of the data that is output. 8. The integrated circuit memory device of claim 7, wherein the output driver is configurable to be set to a full voltage swing setting by the value. 9. An integrated circuit memory device, comprising: an output driver; a first register to store a value representative of a drive strength setting of the output driver, wherein the value is determined based on a topography of a plurality of integrated circuit memory devices, including the integrated circuit memory device, that are coupled to a bus; a locked loop circuit to generate an internal transmit signal, wherein the output driver outputs the data in response to the internal transmit signal; and a second register to store a value representative of a transmit timing offset to apply to the internal transmit signal. 10. The integrated circuit memory device of claim 9, further comprising a third register to store a value representative of a slew rate adjustment that is applied to a transmitter circuit that includes the output driver. 11. The integrated circuit memory device of claim 9, further including an input receiver to sample data at a sample time, and a third register to store a value representative of a timing off-set to apply to the sample time. 12. The integrated circuit memory device of claim 11, wherein the input receiver samples the data using a reference voltage, wherein the integrated circuit memory device further includes a third register to store a value representative of a reference voltage level adjustment that is applied to the reference voltage. 13. A method of operation in a system including a first integrated circuit device coupled to a second integrated circuit device, the method comprising: initializing the system; deriving a value, representative of a drive strength setting of an output driver disposed on the first integrated circuit device, based on a topography of a plurality of integrated circuit devices, including the first integrated circuit device, that are coupled to a bus; programming the value into a register disposed on the first integrated circuit device; and the output driver outputting data utilizing the derived value. 14. The method of claim 13, wherein outputting data further includes: outputting a first data value of the data at a rising edge transition of an internal transmit signal; and outputting a second data value of the data at a falling edge transition of the internal transmit signal. 15. The method of claim 13, wherein the second integrated circuit device is a dynamic random access memory device. 16. The method of claim 13, wherein the second integrated circuit device is a flash memory device. 17. The method of claim 13, wherein the second integrated circuit device controls the operation of the first integrated circuit device, wherein the first integrated circuit device is a memory device disposed on a memory module. 18. A method of operation in an integrated circuit memory device comprising: determining a value, representative of a drive strength setting of an output driver disposed on the integrated circuit memory device based on a topography of a plurality of integrated circuit memory devices, including the integrated circuit memory device, that are coupled to a bus; storing the determined value in a first register disposed on the integrated circuit memory device; and the output driver outputting data synchronously with respect to an external clock signal. 19. The method of claim 18, including outputting data at rising and falling edge transitions of the external clock signal in accordance with the determined value. 20. A memory module, comprising: a serial presence detect memory device; and a plurality of memory devices including a first memory device, the first memory device comprising: an output driver; a first register to store a value representative of a drive strength setting of the output driver, wherein the value is determined based on a topography of a system that includes the memory module; and a transmitter circuit including the output driver to output data using the drive strength setting and synchronously with respect to an external clock signal. 21. The memory module of claim 20, wherein the first memory device further includes a second register to store a value representative of a slew rate adjustment that is applied to the transmitter circuit. 22. The memory module of claim 21, wherein the first memory device further includes an input receiver to sample data at a sample time, and a third register to store a value representative of a sample timing offset to apply to the sample time of the input receiver.
White Richard E. (2591 College Hill Cir. Schaumburg IL 60193) Buchholz Dale R. (1441 E. Anderson Palatine IL 60067) Freeburg Thomas A. (416 N. Belmont Ave. Arlington Heights IL 60004) Chang Hungkun J, Addressing technique for storing and referencing packet data.
Horowitz Mark A. ; Barth Richard M. ; Hampel Craig E. ; Moncayo Alfredo ; Donnelly Kevin S. ; Zerbe Jared L., Apparatus and method for topography dependent signaling.
Horowitz, Mark A.; Barth, Richard M.; Hampel, Craig E.; Moncayo, Alfredo; Donnelly, Kevin S.; Zerbe, Jared L., Apparatus and method for topography dependent signaling.
Horowitz, Mark A.; Barth, Richard M.; Hampel, Craig E.; Moncayo, Alfredo; Donnelly, Kevin S.; Zerbe, Jared L., Apparatus and method for topography dependent signaling.
Zerbe, Jared LeVan; Donnelly, Kevin S.; Sidiropoulos, Stefanos; Stark, Donald C.; Horowitz, Mark A.; Yu, Leung; Vu, Roxanne; Kim, Jun; Garlepp, Bruno W.; Ho, Tsyr-Chyang; Lau, Benedict Chung-Kwong, Bus system optimization.
Stark, Donald C.; Kim, Jun; Knorpp, Kurt T.; Ching, Michael Tak-Kei; Kushiyama, Natsuki, Charge compensation control circuit and method for use with output driver.
Garrett ; Jr. Billy Wayne ; Dillon ; deceased John B. ; Ching Michael Tak-Kei ; Stonecypher William F. ; Chan Andy Peng-Pui ; Griffin Matthew M., Current control technique.
Garrett ; Jr. Billy Wayne ; Dillon John B. ; Ching Michael Tak-Kei ; Stonecypher William F. ; Chan Andy Peng-Pui ; Griffin Matthew M., Current control technique.
Cavaliere Joseph R. (Hopewell Junction NY) Smith ; III George E. (Wappingers Falls NY), Current switch logic circuit with controlled output signal levels.
Dunlop Alfred E. (Murray Hill NJ) Gabara Thaddeus J. (North Whitehall Township ; Lehigh County PA) Knauer Scott C. (Mountainside NJ), Digitally controlled element sizing.
Tedrow Kerry D. (Orangevale CA) Keeney Stephen N. (Sunnyvale CA) Fazio Albert (Los Gatos CA) Atwood Gregory E. (San Jose CA) Javanifard Johnny (Sacramento CA) Wojciechowski Kenneth (Folsom CA), High precision voltage regulation circuit for programming multiple bit flash memory.
Marbot Roland (Versailles FRX) Le Bihan Jean-Claude (Montrouge FRX) Cofler Andrew (Paris FRX) Nezamzadeh-Moosavi Reza (Bois d\Arcy FRX), Impedance adaptation process and device for a transmitter and/or receiver, integrated circuit and transmission system.
Fourcroy Antone L. (Austin TX) McDermott Mark W. (Austin TX) Smallwood James C. (Austin TX), Input/output circuit with programmable input sensing time.
Horowitz,Mark A.; Barth,Richard M.; Hampel,Craig E.; Moncayo,Alfredo; Donnelly,Kevin S.; Zerbe,Jared L., Integrated circuit device that stores a value representative of an equalization co-efficient setting.
David B. Gustavson ; David V. James ; Hans A. Wiggers ; Peter B. Gillingham CA; Cormac M. O'Connell CA; Bruce Millar CA; Jean Crepeau CA; Kevin J. Ryan ; Terry R. Lee ; Brent Keeth ; Troy A, Memory system having synchronous-link DRAM (SLDRAM) devices and controller.
Garrett, Jr., Billy Wayne; Dillon, John B.; Ching, Michael Tak-Kei; Stonecypher, William F.; Chan, Andy Peng-Pui; Griffin, Matthew M., Memory system including a memory device having a controlled output driver characteristic.
Baker Russel Jacob ; Manning Troy A., Method and apparatus for adaptively adjusting the timing of a clock signal used to latch digital signals, and memory device using same.
Keeth Brent, Method and apparatus for adaptively adjusting the timing offset between a clock signal and digital signals transmitted coincident with that clock signal, and memory device and system using same.
Barth Richard M. ; Tsern Ely K. ; Hampel Craig E. ; Ware Frederick A. ; Bystrom Todd W. ; May Bradley A. ; Davis Paul G., Method and apparatus for initializing dynamic random access memory (DRAM) devices by levelizing a read domain.
Keeth Brent ; Manning Troy A. ; Martin Chris G. ; Pierce Kim M. ; Fister Wallace E. ; Ryan Kevin J. ; Lee Terry R. ; Pearson Mike ; Voshell Thomas W., Method and apparatus for memory array compressed data testing.
Johnston Robert J. ; Trieu Tuong ; Sambandan Sachidanandan, Output buffer with current paths having different current carrying characteristics for providing programmable slew rate.
Suzuki Masayoshi (Hitachiota JPX) Horii Hidesato (Katsuta JPX), Power semiconductor device including an arrangement for controlling load current by independent control of a plurality o.
Patel Hitesh N. (8610 Causeway Houston TX 77083) Hohl Jakob H. (10249 E. Placita Cresta Feliz Tucson AZ 85749) Palusinski Olgierd A. (Dept. of ECE ; Univ. of Arizona Tucson AZ 85719), Self adjusting CMOS transmission line driver.
Garrett, Jr., Billy Wayne; Dillon, John B.; Dillon, Nancy David; Ching, Michael Tak-Kei; Stonecypher, William F.; Chan, Andy Peng-Pui; Griffin, Matthew M., Semiconductor controller device having a controlled output driver characteristic.
Billy Wayne Garrett, Jr. ; John B. Dillon ; by Nancy David Dillon ; Michael Tak-Kei Ching ; William F. Stonecypher ; Andy Peng-Pui Chan ; Matthew M. Griffin, Semiconductor memory device having a controlled output driver characteristic.
Buchholz Dale R. (Palatine IL) Freeburg Thomas A. (Arlington Heights IL) Chang Hungkun J. (Hoffman Estates IL) Nolan Michael P. (Lake Zurich IL) Odlyzko Paul (Arlington Heights IL) McGrath James D. (, Synchronization method and apparatus for a wireless packet network.
Lau Benedict C. ; Wei Jason ; Ho Tsyr-Chyang ; Patel Samir A. ; Chan Yiu-Fai, System for adjusting slew rate on an output of a drive circuit by enabling a plurality of pre-drivers and a plurality of output drivers.
Garrett, Jr., Billy Wayne; Dillon, legal representative, Nancy David; Ching, Michael Tak-Kei; Stonecynher, William E.; Chan, Andy Peng-Pui; Griffin, Matthew M., System including an integrated circuit memory device having an adjustable output voltage setting.
Cox Dennis T. (Rochester MN) Guertin David L. (Rochester MN) Johnson Charles L. (Rochester MN) Rudolph Bruce G. (Rochester MN) Turner Mark E. (Colchester VT) Williams Robert R. (Rochester MN), VLSI performance compensation for off-chip drivers and clock generation.
Chae, Kwan-yeob; Kim, Su-ho; Lee, Won; Joo, Sang-hoon; Pandit, Dharmendra; Choi, Jong-ryun, Duty control circuit and semiconductor device having the same.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.