[특허]Method of fabricating segmented contactor

[미국특허] Method of fabricating segmented contactor 원문보기

IPC분류정보
국가/구분	United States(US) Patent 등록
국제특허분류(IPC7판)	H01R-009/00
출원번호	UP-0426621 (2006-06-27)
등록번호	US-7578057 (2009-09-08)
발명자 / 주소	Eslamy, Mohammad Pedersen, David V. Cobb, Harry D.
출원인 / 주소	FormFactor, Inc.
대리인 / 주소	Burraston, N. Kenneth
인용정보	피인용 횟수 : 3 인용 특허 : 90

초록 ▼

A method of fabricating a large area, multi-element contactor. A segmented contactor is provided for testing semiconductor devices on a wafer that comprises a plurality of contactor units mounted to a substrate. The contactor units are formed, tested, and assembled to a backing substrate. The contactor units may include leads extending laterally for connection to an external instrument such as a burn-in board. The contactor units include conductive areas such as pads that are placed into contact with conductive terminals on devices under test.

대표청구항 ▼

The invention claimed is: 1. A method of fabricating a segmented contactor for use in a testing assembly, said method comprising: forming a plurality of contactor unit tiles on a single substrate, each of said tiles comprising a first side to which a plurality of freestanding, resilient contact elements are attached, each of said tiles further comprising a second side opposite said first side; separating each of said tiles from said single substrate; and testing electrically each of said tiles; attaching said second sides of ones of said tiles that pass said testing to a backing substrate, wherein said attaching comprises disposing said ones of said tiles on said backing substrate such that said first sides of said ones of said tiles are generally coplanar and contact tips of said resilient contact elements attached to said first sides of said ones of said tiles are disposed in a pattern generally in a plane that corresponds to terminals of said integrated circuits. 2. The method of claim 1 wherein said testing is performed prior to use of said ones of said tiles in said testing assembly. 3. The method of claim 1 wherein said testing is performed before said ones of said tiles are assembled in said testing assembly. 4. The method of claim 1 further comprising: assembling said segmented contactor into said testing assembly; and retesting said ones of said tiles after said assembling. 5. The method of claim 1 wherein said single substrate is monolithic. 6. The method of claim 1, wherein said segmented contactor is usable to test integrated circuits on a wafer. 7. A method of fabricating a contactor unit for use in a testing assembly, said method comprising: forming at least one tile contactor unit on a single contactor substrate; separating said at least one tile from said substrate, wherein said tile has a first side and a second side and a plurality of conductive areas on said first side; testing electrically said at least one tile; and assembling a plurality of said tiles into a segmented contactor usable to test integrated circuits on a wafer, wherein said assembling comprises: placing the tiles into an assembly fixture having defined holding spaces; coupling a backing substrate to the tiles via a coupling means; and lifting the backing substrate away from the assembly fixture. 8. The method of claim 7 wherein said attaching comprises adhering with an adhesive said second sides of said ones of said tiles to said backing substrate. 9. A method of fabricating a contactor device for use in a testing assembly, said method comprising: forming on a single substrate a plurality of tile contactor units for use in said testing assembly, said tiles each having a first side and a second side wherein a plurality of freestanding, resilient contact elements are attached to said first side; testing electrically said tiles, wherein said tiles are tested tiles after said testing; separating said tested tiles from said substrate, wherein said tested tiles are separated tiles after said separating; and assembling ones of said separated tiles that passed said testing into a segmented contactor usable to test integrated circuits of an unsingulated semiconductor wafer, wherein said assembling comprises positioning said ones of said separated tiles with respect to each other such that said first sides of said ones of said separated tiles are generally coplanar and contact tips of said resilient contact elements on said first sides of said ones of said separated tiles are disposed in a pattern generally in a plane that corresponds to terminals of said integrated circuits of said unsingulated wafer. 10. The method of claim 9 wherein: said assembling comprises attaching said second sides of said ones of said separated tiles to a backing substrate, and said tiles and said backing substrate have similar coefficients of thermal expansion. 11. The method of claim 9 further comprising using said segmented contactor to test said integrated circuits of said unsingulated wafer. 12. A method of fabricating a contactor unit for use in a testing assembly, said method comprising: forming a plurality of tile contactor units on a single substrate, said tiles each having a first side and a second side wherein said first side comprises a plurality of conductive areas; testing electrically said tiles, wherein said tiles are tested tiles after said testing; separating said tested tiles from said substrate, wherein said tested tiles are separated tiles after said separating; and assembling ones of said separated tiles that passed said testing into a segmented contactor usable to test integrated circuits of an unsingulated wafer, wherein said assembling comprises: positioning said second sides of said ones of said separated tiles on a backing substrate with respect to each other such that said first sides of said ones of said separated tiles are generally coplanar and said conductive areas of said first sides of said ones of said separated tiles are disposed in a pattern generally in a plane that corresponds to contacts of said integrated circuits of said unsingulated wafer, and attaching said second sides of said ones of said separated tiles to said backing substrate. 13. The method of claim 12 wherein said tiles and backing substrate are made of a same material. 14. The method of claim 12 wherein said tiles and backing substrate are made of silicon.

이 특허에 인용된 특허 (90) 인용/피인용 타임라인 분석

Kardos Gabor (Sunnyvale CA), Adapter which emulates ball grid array packages.
상세보기
Bower Robert W. (Davis CA) Ismail Mohd S. (West Sacramento CA), Aligned wafer bonding.
상세보기
Schreiber Chris M. (Lake Elsinore CA) Le Bao (Santa Ana CA), Alignment means for integrated circuit chips.
상세보기
Pendse Rajendra D. ; Del Campo Jaime L., Apparatus and method for precise alignment of a ceramic module to a test apparatus.
상세보기
Lightbody James D. (32600 Fairmount Blvd. Pepper Pike OH 44124) Lightbody William S. (32600 Fairmount Blvd. Pepper Pike OH 44124), Apparatus and method for testing circuit boards.
상세보기
Sugai Maureen (Phoenix AZ), Apparatus for coupling a semiconductor device with a tester.
상세보기
Deegen ; Axel W. ; Kessler ; Michael J., Arrangement for testing electric samples with a plurality of probe contact points.
상세보기
Pedder David John,GBX, Bare die testing.
상세보기
Riseman Jacob (Poughkeepsie NY), Beam-lead integrated circuit structure and method for making the same including automatic registration of beam-leads wit.
상세보기
Malloy James T. (13811 Euclid Ave. Garden Grove CA 92660), Bed-of-pins test fixture.
상세보기
Kwon Oh-Kyong (Richardson TX) Malhi Satwinder (Garland TX) Hashimoto Masahi (Garland TX), Compliant contact pad.
상세보기
Khandros Igor Y. ; Mathieu Gaetan L., Composite interconnection element for microelectronic components, and method of making same.
상세보기
Iwabuchi Kaoru,JPX, Conductive bumps on pads for flip chip application.
상세보기
Khandros Igor Y. ; Eldridge Benjamin N. ; Mathieu Gaetan L. ; Dozier Thomas H. ; Smith William D., Contact carriers (tiles) for populating larger substrates with spring contacts.
상세보기
Khandros, Igor Y.; Eldridge, Benjamin N.; Mathieu, Gaetan L.; Dozier, Thomas H.; Smith, William D., Contact carriers (tiles) for populating larger substrates with spring contacts.
상세보기
Bohlen Harald (Boeblingen DEX) Kas Gerhard (Moetzingen DEX) Greschner Johann (Pliezhausen DEX) Keyser Joachim H. (Wildberg DEX) Klcke Werner (Boeblingen DEX), Contact device for releasably connecting electrical components.
상세보기
Crowley Richard N. (Aloha OR), Driven guard probe card.
상세보기
Beaman Brian S. (Hyde Park NY), Elastomeric area array interposer.
상세보기
Prinz Fritz B. (5801 Northumberland St. Pittsburgh PA 15217) Weiss Lee E. (6558 Darlington Rd. Pittsburgh PA 15217) Siewiorek Daniel P. (1259 Bellerock St. Pittsburgh PA 15217), Electronic packages and smart structures formed by thermal spray deposition.
상세보기
Damon Neil F. (Ft. Pierce FL) Rydwansky ; Jr. Frank C. (Quincy MA), Electronic socket having spring probe contacts.
상세보기
Khandros Igor Y. ; Eldridge Benjamin N. ; Mathieu Gaetan L., Fabricating interconnects and tips using sacrificial substrates.
상세보기
Mendenhall David W. (Greenville RI) Goff Jay T. (Cranston RI), Flex dot wafer probe.
상세보기
Khandros Igor Y. ; Mathieu Gaetan L., Flexible contact structure with an electrically conductive shell.
상세보기
Beaman Brian Samuel ; Fogel Keith Edward ; Lauro Paul Alfred ; Norcott Maurice Heathcote ; Shih Da-Yuan, High density cantilevered probe for electronic devices.
상세보기
Babuka, Robert; Piechota, John L.; Poch, Leonard J., High density planar interconnected integrated circuit package.
상세보기
Bross Arthur (Poughkeepsie NY) Walsh Thomas J. (Poughkeepsie NY), High density probe.
상세보기
Whann Welton B. (San Diego CA) Elizondo Paul M. (Escondido CA), High density probe card.
상세보기
Ardezzone Frank J. (Santa Clara CA), High density probe-head with isolated and shielded transmission lines.
상세보기
Ewers Charles R. (Phoenix AZ), Integrated circuit testing fixture.
상세보기
Dozier ; II Thomas H. (Carrollton TX), Land grid array package/circuit board assemblies and methods for constructing the same.
상세보기
Khandros, Igor Y; Pedersen, David V.; Whitten, Ralph G., Large contactor with multiple, aligned contactor units.
상세보기
Kister January (Palo Alto CA), Large scale protrusion membrane for semiconductor devices under test with very high pin counts.
상세보기
Mallik Debendra (Chandler AZ) Bhattacharyya Bidyut K. (Chandler AZ), Lead grid array integrated circuit.
상세보기
Swamy Deepak (Austin TX) Pecone Victor (Austin TX), Leadless high density connector.
상세보기
Elco Richard A. ; Fusselman David F., Low cross and impedance controlled electric connector.
상세보기
Eldridge Benjamin N. ; Grube Gary W. ; Khandros Igor Y. ; Mathieu Gaetan L., Making discrete power connections to a space transformer of a probe card assembly.
상세보기
Kasukabe Susumu (Yokohama JPX) Takagi Ryuichi (Tokyo JPX), Manufacturing method of a probe head for semiconductor LSI inspection apparatus.
상세보기
Crumly William R. (Anaheim CA), Membrane connector with stretch induced micro scrub.
상세보기
Tribbey David A. (Boynton Beach FL) Liebman Henry F. (Tamarac FL) Hertz Allen D. (Boca Raton FL) Albertson Peter E. (Cooper City FL), Method and apparatus for aligning and attaching a surface mount component.
상세보기
Eldridge, Benjamin N.; Grube, Gary W.; Khandros, Igor Y.; Mathieu, Gaetan L., Method and apparatus for burning-in semiconductor devices in wafer form.
상세보기
Sugai Maureen (Phoenix AZ), Method and apparatus for coupling a semiconductor device with a tester.
상세보기
Eldridge Benjamin N. (Danville CA) Mathieu Gaetan L. (Livermore CA), Method and apparatus for wirebonding, for severing bond wires, and for forming balls on the ends of bond wires.
상세보기
Nakamura Koichiro (Yokohama JPX), Method for connecting electronic components with dummy patterns.
상세보기
Jain Kailash C. (Sterling Heights MI) Abraham Jacob A. (Champaign IL), Method for fabricating three-dimensional microstructures and a high-sensitivity integrated vibration sensor using such m.
상세보기
Farnworth Warren M. (Nampa ID) Akram Salman (Boise ID) Wood Alan G. (Boise ID), Method for forming contact pins for semiconductor dice and interconnects.
상세보기
Lum Thomas F. (Austin TX) Wenzel James F. (Austin TX), Method for probing a semiconductor wafer.
상세보기
Benjamin N. Eldridge ; Gary W. Grube ; Igor Y. Khandros ; Gaetan L. Mathieu, Method of fabricating an interconnection element.
상세보기
Maeng Ju-seok,KRX ; Hyun In-ho,KRX, Method of fabricating chip scale package.
상세보기
Sasaki Junichi,JPX, Method of flip-chip bonding between a chip element and a wafer-board.
상세보기
Grebe Kurt R. (24 Van Nydeck Ave. Beacon NY 12508), Method of forming multi-chip module with high density interconnections.
상세보기
Eldridge,Benjamin Niles; Grube,Gary William; Khandros,Igor Yan; Mathieu,Gaetan L., Method of making a contact structure with a distinctly formed tip structure.
상세보기
Eldridge Benjamin N. ; Grube Gary W. ; Khandros Igor Y. ; Mathieu Gaetan L., Method of making contact tip structures.
상세보기
Eldridge Benjamin N. ; Khandros Igor Y. ; Mathieu Gaetan L. ; Pedersen David V., Method of making microelectronic spring contact elements.
상세보기
Eldridge Benjamin N. ; Grube Gary W. ; Khandros Igor Y. ; Mathieu Gaetan L., Method of making temporary connections between electronic components.
상세보기
Khandros Igor Y. (Peekskil NY), Method of manufacturing electrical contacts, using a sacrificial member.
상세보기
Eldridge Benjamin N. ; Grube Gary W. ; Khandros Igor Y. ; Mathieu Gaetan L., Method of mounting resilient contact structures to semiconductor devices.
상세보기
Eldridge Benjamin N. ; Grube Gary W. ; Khandros Igor Y. ; Mathieu Gaetan L., Method of planarizing tips of probe elements of a probe card assembly.
상세보기
Watanabe Takashi,JPX ; Yoshida Minako,JPX, Method of producing micro contact structure and contact probe using same.
상세보기
Akram Salman ; Farnworth Warren M. ; Wood Alan G. ; Hembree David R., Method, apparatus and system for testing bumped semiconductor components.
상세보기
Swapp Mavin (Mesa AZ), Micromachined semiconductor probe card.
상세보기
Reed Michael L. (Pittsburgh PA) Weiss Lee E. (Pittsburgh PA), Micromechanical barb and method for making the same.
상세보기
Muller Richard S. (Kensington CA) Fan Longsheng (Berkeley CA) Tai Yu C. (Albany CA), Micromechanical elements and methods for their fabrication.
상세보기
Love David G. (Pleasanton CA), Module test card.
상세보기
Hart Tom (Tempe AZ), PC board test fixture.
상세보기
Ebert Wolfram (Freiburg DEX) Handrich Eberhard (Kirchzarten DEX) Hafen Martin (Rottweil DEX) Ryrko Bruno (Denslingen DEX), Pendulum with bending spring joint.
상세보기
Ogura Mitsuhiro (Kunitachi JPX), Personality board.
상세보기
Higgins H. Dan ; Martinez Martin A. ; Bates R. Dennis, Probe assembly and method for switchable multi-DUT testing of integrated circuit wafers.
상세보기
Khandros, Jr., Igor Y.; Sporck, Jr., A. Nicholas; Eldridge, Jr., Benjamin N., Probe card assembly.
상세보기
Khandros,Igor Y.; Sporck,A. Nicholas; Eldridge,Benjamin N., Probe card assembly and kit.
상세보기
Eldridge, Benjamin Niles; Grube, Gary William; Khandros, Igor Yan; Mathieu, Gaetan L., Probe card assembly and kit, and methods of making same.
상세보기
Trenary Dale T. (San Jose CA), Probe card for integrated circuit chip.
상세보기
Fujita Kazuhide (Osaka JPX), Probe structure for measuring electric characteristics of a semiconductor element.
상세보기
Nakano Shoukichi (Kawasaki JPX), Prober for semiconductor integrated circuit element wafer.
상세보기
MacDonald Noel C. (Ithaca NY) Zhang Zhoying L. (Ithaca NY) Porkolab Gyorgy A. (Ithaca NY), Process for fabricating submicron single crystal electromechanical structures.
상세보기
Morton Robert M. (Hopewell Junction NY) Perlmann Ariel L. (Poughkeepsie NY), Programmable interface contactor structure.
상세보기
Kaminski Perry W. (Norton MA), Pushbutton keyboard assembly having pole and inner contacts simultaneously engaged by a bridging contact.
상세보기
Scholz Harry R. (Lower Macungie Township ; Lehigh County PA), Registration and assembly of integrated circuit packages.
상세보기
Eslamy, Mohammad; Pedersen, David V; Cobb, Harry D., Segmented contactor.
상세보기
Eslamy,Mohammad; Pedersen,David V.; Cobb,Harry D., Segmented contactor.
상세보기
Lyden Thomas B. (Schaumburg IL), Semiconductor die bonding with conductive adhesive.
상세보기
Yanof Arnold W. (Tempe AZ) Dauksher William (Mesa AZ), Semiconductor structure and method of manufacture.
상세보기
Dozier ; II Thomas H. ; Eldridge Benjamin N. ; Grube Gary W. ; Khandros Igor Y. ; Mathieu Gaetan L., Sockets for electronic components and methods of connecting to electronic components.
상세보기
Khandros Igor Y. ; Pedersen David V., Stacking semiconductor devices, particularly memory chips.
상세보기
Beaman Brian Samuel ; Fogel Keith Edward ; Lauro Paul Alfred ; Norcott Maurice Heathcote ; Shih Da-Yuan ; Walker George Frederick, Test probe for high density integrated circuits, methods of fabrication thereof and methods of use thereof.
상세보기
Akram Salman ; Farnworth Warren M. ; Hembree David R., Test system with mechanical alignment for semiconductor chip scale packages and dice.
상세보기
Reed Michael L. (Pittsburgh PA) Weiss Lee E. (Pittsburgh PA), Tissue-connective devices with micromechanical barbs.
상세보기
Everett Stephen M. (Livermore CA), Universal circuit board test fixture.
상세보기
Khandros Igor Y. ; Pedersen David V., Wafer-level burn-in and test.
상세보기
Eldridge Benjamin N. ; Grube Gary W. ; Khandros Igor Y. ; Mathieu Gaetan L., Wafer-level test and burn-in, and semiconductor process.
상세보기
Licata Thomas John ; Mandelman Jack Allan, Wire shape conferring reduced crosstalk and formation methods.
상세보기

이 특허를 인용한 특허 (3) 인용/피인용 타임라인 분석

Durbin, Aaron; Johnson, Morgan T.; Santos, Jose A., Maintaining a wafer/wafer translator pair in an attached state free of a gasket diposed.
상세보기
Eslamy, Mohammad; Pedersen, David V.; Cobb, Harry D., Method of repairing segmented contactor.
상세보기
Johnson, Morgan T., Methods and apparatus for planar extension of electrical conductors beyond the edges of a substrate.
상세보기

활용도 분석정보

상세보기

다운로드

내보내기

활용도 Top5 특허

해당 특허가 속한 카테고리에서 활용도가 높은 상위 5개 콘텐츠를 보여줍니다.
더보기 버튼을 클릭하시면 더 많은 관련자료를 살펴볼 수 있습니다.

IPC	Description
A	생활필수품
A62	인명구조; 소방(사다리 E06C)
A62B	인명구조용의 기구, 장치 또는 방법(특히 의료용에 사용되는 밸브 A61M 39/00; 특히 물에서 쓰이는 인명구조 장치 또는 방법 B63C 9/00; 잠수장비 B63C 11/00; 특히 항공기에 쓰는 것, 예. 낙하산, 투출좌석 B64D; 특히 광산에서 쓰이는 구조장치 E21F 11/00)
A62B-1/08	.. 윈치 또는 풀리에 제동기구가 있는 것

내보내기 구분	파일저장 인쇄 메일전송
구성항목	기본정보 상세정보 관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표IPC 관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 공고번호, 공고일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표출원인, 출원인국적, 출원인주소, 발명자, 발명자E, 발명자코드, 발명자주소, 발명자 우편번호, 발명자국적, 대표IPC, IPC코드, 요약, 미국특허분류, 대리인주소, 대리인코드, 대리인(한글), 대리인(영문), 국제공개일자, 국제공개번호, 국제출원일자, 국제출원번호, 우선권, 우선권주장일, 우선권국가, 우선권출원번호, 원출원일자, 원출원번호, 지정국, Citing Patents, Cited Patents
저장형식	Text(ASCII format) Excel format PIAS분석(.xls)
메일정보	받는사람 (필수) @ 보내는사람 (선택) @ 제목 내용 KISTI 검색결과 이메일 서비스
안내	총 건의 자료가 검색되었습니다. 다운받으실 자료의 인덱스를 입력하세요. (1-10,000) 검색결과의 순서대로 최대 10,000건 까지 다운로드가 가능합니다. 데이타가 많을 경우 속도가 느려질 수 있습니다.(최대 2~3분 소요) 다운로드 파일은 UTF-8 형태로 저장됩니다. 파일의 내용이 제대로 보이지 않을실 때는 웹브라우저 상단의 보기 -> 인코딩 -> 자동선택 여부를 확인하십시오. ~ Text(ASCII format) Excel format

연합인증

[미국특허] Method of fabricating segmented contactor 원문보기

초록 ▼

대표청구항 ▼

연구과제 타임라인

이 특허에 인용된 특허 (90) 인용/피인용 타임라인 분석

이 특허를 인용한 특허 (3) 인용/피인용 타임라인 분석

활용도 분석정보

활용도 Top5 특허

관련 콘텐츠

특허 원문 보기

IPC 상위 출원인

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

선택된 텍스트

연합인증

[미국특허] Method of fabricating segmented contactor 원문보기

초록 ▼

대표청구항 ▼

연구과제 타임라인

전체(0) 논문(0) 특허(0) 보고서(0)

전체(0) 논문(0) 특허(0) 보고서(0)

이 특허에 인용된 특허 (90) 인용/피인용 타임라인 분석

이 특허를 인용한 특허 (3) 인용/피인용 타임라인 분석

활용도 분석정보

활용도 Top5 특허 더보기

관련 콘텐츠

특허 원문 보기

IPC 상위 출원인

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

선택된 텍스트

활용도 Top5 특허