초록 ▼

A clock circuit includes a waveform generator, a comparison module, and a clock signal module. The waveform generator is coupled to generate a waveform based on a reference oscillation. The comparison module is coupled to compare the waveform with a plurality of references to produce a plurality of

A clock circuit includes a waveform generator, a comparison module, and a clock signal module. The waveform generator is coupled to generate a waveform based on a reference oscillation. The comparison module is coupled to compare the waveform with a plurality of references to produce a plurality of waveform comparisons. The clock signal module is coupled to generate a clock signal from the plurality of waveform comparisons.

대표청구항 ▼

What is claimed is: 1. A clock circuit comprises: a waveform generator coupled to generate a waveform based on a reference oscillation, wherein the waveform has a known varying magnitude over a period of the waveform and the known varying magnitude is substantially symmetrical about one-half of the

What is claimed is: 1. A clock circuit comprises: a waveform generator coupled to generate a waveform based on a reference oscillation, wherein the waveform has a known varying magnitude over a period of the waveform and the known varying magnitude is substantially symmetrical about one-half of the period, wherein the period of the waveform is M*Tref or 1/M Tref, where M>1 and Tref is a period of the reference oscillation; a comparison module coupled to compare the waveform with N references to produce a N waveform comparisons, where N>1; and a clock signal module coupled to generate a clock signal from the N waveform comparisons. 2. The clock circuit of claim 1, wherein the waveform generator comprises: a frequency adjust module coupled to adjust frequency of the reference oscillation to produce the 1/M Tref period or the M*Tref period; and a triangle waveform generation module coupled to the frequency adjust module to generate a triangular waveform having the 1/M Tref period. 3. The clock circuit of claim 1, wherein the waveform generator comprises: a frequency adjust module coupled to adjust frequency of the reference oscillation to produce the 1/M Tref period or the M*Tref period; and a sinusoidal waveform generation module coupled to the frequency adjust module to generate a sinusoidal waveform having the 1/M Tref period. 4. The clock circuit of claim 1, wherein the comparison module comprises: N comparators to compare the waveform with the N references to produce the N waveform comparisons. 5. The clock circuit of claim 4 further comprises: a reference generator coupled to generate N voltage references as the N references. 6. The clock circuit of claim 1, wherein the clock signal module comprises: a plurality of self-resetting pulse generators coupled to produce a plurality of pulses based on the plurality of waveform comparisons, wherein a self-resetting pulse generator of the plurality of self-resetting pulse generators generates a pulse based on a corresponding one of the plurality of comparisons; and an OR gate coupled to OR the plurality of pulses to produce the clock signal that has a frequency substantially equal to 2*N/M*Fref, where Fref=1/Tref. 7. The clock circuit of claim 6 further comprises: the self-resetting pulse generator generating the pulse to a have a pulse width based on a number of the plurality of references and a period of the waveform. 8. A clock circuit comprises: a waveform generator coupled to generate a waveform based on a reference oscillation, wherein the waveform has a known varying magnitude over a period of the waveform and the known varying magnitude is substantially symmetrical about one-half of the period, wherein the period of the waveform is M*Tref or 1/M Tref, where M>1 and Tref is a period of the reference oscillation; a reference generating module coupled to generate a desired number of references based on a reference control signal; a comparison module coupled to compare the waveform with the desired number of references to produce N waveform comparisons; a clock signal module coupled to generate a clock signal from the N waveform comparisons, wherein the clock signal has a duty cycle based on a pulse width control signal; and a control module coupled to generate the reference control signal and the pulse width control signal based on a desired setting of the clock signal. 9. The clock circuit of claim 8, wherein the comparison module comprises: a desired number of comparators to compare the waveform with the desired number of references to produce the plurality of waveform comparisons, wherein the desired number of comparators is selected from a plurality of comparators based on a comparator control signal, wherein the control module generates the comparator control signal and wherein the desired number of comparators is equal to or greater than one. 10. The clock circuit of claim 8, wherein the clock signal module comprises: a plurality of self-resetting pulse generators coupled to produce a plurality of pulses based on the plurality of waveform comparisons, wherein a self-resetting pulse generator of the plurality of self-resetting pulse generators generates a pulse based on pulse width control signal; and an OR gate coupled to OR the plurality of pulses to produce the clock signal. 11. An integrated circuit (IC) comprises: a first circuit module coupled to produce a function at a rate corresponding to a clock signal; and a clock circuit that includes: a waveform generator coupled to generate a waveform based on a reference oscillation, wherein the waveform has a known varying magnitude over a period of the waveform and the known varying magnitude is substantially symmetrical about one-half of the period, wherein the period of the waveform is M*Tref or 1/M Tref, where M>1 and Tref is a period of the reference oscillation; a comparison module coupled to compare the waveform with N references to produce N waveform comparisons, wherein N>1; and a clock signal module coupled to generate the clock signal from the N waveform comparisons. 12. The IC of claim 11, wherein the waveform generator comprises: a frequency adjust module coupled to adjust frequency of the reference oscillation to produce the 1/M Tref period or the M*Tref period; and a triangle waveform generation module coupled to the frequency adjust module to generate a triangular waveform having the 1/M Tref period. 13. The IC of claim 11, wherein the waveform generator comprises: a frequency adjust module coupled to adjust frequency of the reference oscillation to produce the 1/M Tref period or the M*Tref period; and a sinusoidal waveform generation module coupled to the frequency adjust module to generate a sinusoidal waveform having the 1/M Tref period. 14. The IC of claim 11, wherein the comparison module comprises: N comparators to compare the waveform with the N references to produce the N waveform comparison. 15. The IC of claim 14 further comprises: a reference generator coupled to generate N voltage references as the N references. 16. The IC of claim 11, wherein the clock signal module comprises: a plurality of self-resetting pulse generators coupled to produce a plurality of pulses based on the plurality of waveform comparisons, wherein a self-resetting pulse generator of the plurality of self-resetting pulse generators generates a pulse based on a corresponding one of the plurality of comparisons; and an OR gate coupled to OR the plurality of pulses to produce the clock signal that has a frequency equal to 2*N/M*Fref, wherein Fref=1/Tref. 17. The IC of claim 16 further comprises: the self-resetting pulse generator generating the pulse to a have a pulse width based on a number of the plurality of references and a period of the waveform.