Current-controlled CMOS (C3MOS) fully differential integrated wideband amplifier/equalizer with adjustable gain and frequency response without additional power or loading
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H03F-003/191
H03F-003/189
H03F-003/45
출원번호
UP-0320398
(2005-12-28)
등록번호
US-7598811
(2009-10-20)
발명자
/ 주소
Cao, Jun
출원인 / 주소
Broadcom Corporation
대리인 / 주소
Garlick Harrison & Markison
인용정보
피인용 횟수 :
12인용 특허 :
172
초록▼
Current-controlled CMOS (C3MOS) fully differential integrated wideband amplifier/equalizer with adjustable gain and frequency response without additional power or loading. A novel approach is presented by which adjustable amplification and equalizer may be achieved using a C3MOS wideband data stage.
Current-controlled CMOS (C3MOS) fully differential integrated wideband amplifier/equalizer with adjustable gain and frequency response without additional power or loading. A novel approach is presented by which adjustable amplification and equalizer may be achieved using a C3MOS wideband data stage. This may be referred to as a C3MOS wideband data amplifier/equalizer circuit. This employs a wideband differential transistor pair that is fed using two separate transistor current sources. A switchable RC network is communicatively coupled between the sources of the individual transistors of the wideband differential transistor pair. There are a variety of means by which the switchable RC network may be implemented, including using a plurality of components (e.g., capacitors and resistors connected in parallel). In such an embodiment, each component may have an individual switch to govern its connectivity in the switchable RC network thereby allowing a broad range of amplification and equalization to be performed.
대표청구항▼
What is claimed is: 1. A current-controlled CMOS (C3MOS) wideband data amplifier/equalizer circuit having adjustable gain and frequency response, the circuit comprising: a first differential transistor comprising a source, gate, and drain; a second differential transistor comprising a source, gate,
What is claimed is: 1. A current-controlled CMOS (C3MOS) wideband data amplifier/equalizer circuit having adjustable gain and frequency response, the circuit comprising: a first differential transistor comprising a source, gate, and drain; a second differential transistor comprising a source, gate, and drain; a first current source that is coupled to the source of the first differential transistor; a second current source that is coupled to the source of the second differential transistor; a first output impedance, comprising a first output resistor and a first shunt peaking inductor connected in series, that is coupled between the drain of the first differential transistor and a supply voltage; a second output impedance, comprising a second output resistor and a second shunt peaking inductor connected in series, that is coupled between the drain of the second differential transistor and the supply voltage; a first input impedance that is coupled between a first differential input of the C3MOS wideband data amplifier circuit and the gate of the first differential transistor; and a second input impedance that is coupled between a second differential input of the C3MOS wideband data amplifier circuit and the gate of the second differential transistor; a first capacitor that is coupled between the drain of the first differential transistor and the gate of the second differential transistor; a second capacitor that is coupled between the drain of the second differential transistor and the gate of the first differential transistor; and a switchable RC network, comprising a resistor and a capacitor connected in parallel, that is coupled between the source of the first differential transistor and the source of the second differential transistor. 2. The circuit of claim 1, wherein: the first input impedance comprises a first series inductor; and the second input impedance comprises a second series inductor. 3. The circuit of claim 1, wherein: the switchable RC network comprises a plurality of resistors, that includes the resistor, connected in parallel; and the switchable RC network comprises a plurality of switches that corresponds to the plurality of resistors such that the plurality of switches allows selection of an integer number of resistors that corresponds to the resistor of the plurality of resistors and all resistors of the plurality of resistors. 4. The circuit of claim 1, wherein: the resistor of the switchable RC network is a variable resistor; and the capacitor of the switchable RC network is a variable capacitor. 5. The circuit of claim 1, wherein: the resistor of the switchable RC network is a variable resistor that is implemented as either a PMOS (Positive-Channel Metal-Oxide Semiconductor) or an NMOS (Negative-Channel Metal-Oxide Semiconductor) transistor comprising a source, gate, and drain; and a gate voltage of the PMOS or the NMOS transistor controls a conductivity of the PMOS or the NMOS transistor thereby determining a resistance of the PMOS or the NMOS transistor. 6. The circuit of claim 1, wherein: a value of the resistor of the switchable RC network is operable to control a boost between a low frequency gain and a high frequency gain of the C3MOS wideband data amplifier/equalizer circuit; and a value of the capacitor of the switchable RC network is operable to control a peaking frequency of the C3MOS wideband data amplifier/equalizer circuit. 7. The circuit of claim 1, wherein: the switchable RC network is operable to select an impedance from a plurality of impedances that includes zero impedance between the source of the first differential transistor and the source of the second differential transistor. 8. The circuit of claim 1, wherein: the switchable RC network is operable to short the source of the first differential transistor to the source of the second differential transistor. 9. The circuit of claim 1, wherein: the first output resistor of the first output impedance is coupled between the drain of the first differential transistor and the first shunt peaking inductor of the first output impedance; and the first shunt peaking inductor of the first output impedance is coupled between the first output resistor of the first output impedance and the supply voltage. 10. The circuit of claim 1, wherein: the first current source is a first current source transistor; the second current source is a second current source transistor; and the first differential transistor, the second differential transistor, the first current source transistor, and the second current source transistor comprise NMOS (Negative-Channel Metal-Oxide Semiconductor) transistors. 11. The circuit of claim 1, wherein: the first current source is a first current source transistor; the second current source is a second current source transistor; and the first differential transistor, the second differential transistor, the first current source transistor, and the second current source transistor comprise PMOS (Positive-Channel Metal-Oxide Semiconductor) transistors. 12. The circuit of claim 1, wherein: the C3MOS wideband data amplifier/equalizer circuit is one stage of a cascaded plurality of stages in an upstream path or a downstream path in an integrated circuit; and the integrated circuit is implemented within a receiver functional block of a communication transceiver. 13. A current-controlled CMOS (C3MOS) wideband data amplifier/equalizer circuit having adjustable gain and frequency response, the circuit comprising: a first differential transistor comprising a source, gate, and drain; a second differential transistor comprising a source, gate, and drain; a first current source that is coupled to the source of the first differential transistor; a second current source that is coupled to the source of the second differential transistor; a first output impedance, comprising a first output resistor and a first shunt peaking inductor connected in series, that is coupled between the drain of the first differential transistor and a supply voltage; a second output impedance, comprising a second output resistor and a second shunt peaking inductor connected in series, that is coupled between the drain of the second differential transistor and the supply voltage; and a switchable RC network, comprising a resistor and a capacitor connected in parallel, that is coupled between the source of the first differential transistor and the source of the second differential transistor; and wherein: the switchable RC network is operable to select an impedance from a plurality of impedances between the source of the first differential transistor and the source of the second differential transistor. 14. The circuit of claim 13, further comprising: a first series inductor that is coupled between a first differential input of the C3MOS wideband data amplifier circuit and the gate of the first differential transistor; and a second series inductor that is coupled between a second differential input of the C3MOS wideband data amplifier circuit and the gate of the second differential transistor; a first capacitor that is coupled between the drain of the first differential transistor and the gate of the second differential transistor; and a second capacitor that is coupled between the drain of the second differential transistor and the gate of the first differential transistor. 15. The circuit of claim 13, wherein: the resistor of the switchable RC network is a variable resistor; and the capacitor of the switchable RC network is a variable capacitor. 16. The circuit of claim 13, wherein: a value of the resistor of the switchable RC network is operable to control a boost between a low frequency gain and a high frequency gain of the C3MOS wideband data amplifier/equalizer circuit; and a value of the capacitor of the switchable RC network is operable to control a peaking frequency of the C3MOS wideband data amplifier/equalizer circuit. 17. The circuit of claim 13, wherein: the switchable RC network is operable to short the source of the first differential transistor to the source of the second differential transistor. 18. A current-controlled CMOS (C3MOS) wideband data amplifier/equalizer circuit having adjustable gain and frequency response, the circuit comprising: a first differential transistor comprising a source, gate, and drain; a second differential transistor comprising a source, gate, and drain; a first current source that is coupled to the source of the first differential transistor; a second current source that is coupled to the source of the second differential transistor; a first output impedance, comprising a first output resistor and a first shunt peaking inductor connected in series, such that the first output resistor is coupled between the drain of the first differential transistor and the first shunt peaking inductor, and the first shunt peaking inductor is coupled between the first output resistor and a supply voltage; a second output impedance, comprising a second output resistor and a second shunt peaking inductor connected in series, such that the second output resistor is coupled between the drain of the second differential transistor and the second shunt peaking inductor, and the second shunt peaking inductor is coupled between the second output resistor and the supply voltage; a first series inductor that is coupled between a first differential input of the C3MOS wideband data amplifier circuit and the gate of the first differential transistor; and a second series inductor that is coupled between a second differential input of the C3MOS wideband data amplifier circuit and the gate of the second differential transistor; a first capacitor that is coupled between the drain of the first differential transistor and the gate of the second differential transistor; a second capacitor that is coupled between the drain of the second differential transistor and the gate of the first differential transistor; and a switchable RC network, comprising a variable resistor and a variable capacitor connected in parallel, that is coupled between the source of the first differential transistor and the source of the second differential transistor. 19. The circuit of claim 18, wherein: a value of the variable resistor of the switchable RC network is operable to control a boost between a low frequency gain and a high frequency gain of the C3MOS wideband data amplifier/equalizer circuit; and a value of the variable capacitor of the switchable RC network is operable to control a peaking frequency of the C3MOS wideband data amplifier/equalizer circuit. 20. The circuit of claim 18, wherein: the C3MOS wideband data amplifier/equalizer circuit is one stage of a cascaded plurality of stages in an upstream path or a downstream path in an integrated circuit; and the integrated circuit is implemented within a receiver functional block of a communication transceiver.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (172)
Bushey Thomas P. (Phoenix AZ) Hwang Bor-Yuan (Chandler AZ), Active load for emitter coupled logic gate.
Ishii Naomitus (Yokohama JPX) Lamberton Marc (Antibes FRX) Molinengo Michel (Antibes FRX), Adaptation device and method for efficient interconnection of data processing devices and networks.
Ferraiolo Frank David ; Hoke Joseph Michael ; Patel Samir Kirit, Adaptive filtering method and apparatus to compensate for a frequency difference between two clock sources.
Wong Sing Y. (Saratoga CA) Yu Donald (Fremont CA) Bettman Roger (Los Altos CA), Apparatus for a programmable CML to CMOS translator for power/speed adjustment.
Canova ; Jr. Francis J. (Boynton Beach FL) Katz Neil A. (Parkland FL) Astarabadi Shaun (Irvine CA) Horton Robert L. (Alta Loma CA), Automatic device configuration for dockable portable computers.
Aldrich, Lawrence L., Base cell layout permitting rapid layout with minimum clock line capacitance on CMOS standard-cell and gate-array integrated circuits.
Bantz David F. (Chappaqua NY) Cato Robert T. (Raleigh NC) Huang Chia-chi (Yorktown Heights NY), Broadcast-initiated bipartite frame multi-access protocol.
Robinson Mark T. (Carlsbad CA) Gardner Steven H. (San Diego CA) Wong Matt (San Diego CA) Kasmir Seton P. (San Diego CA) Balachandran Kumar (San Diego CA) Graham Sue (Encinitas CA) Schjelderup Gail (P, Cellular digtial packet data mobile data base station.
Mahany Ronald L. ; Meier Robert C. ; Luse Ronald E., Communication network having a plurality of bridging nodes which transmit a beacon to terminal nodes in power saving s.
Ronald L. Mahany ; Robert C. Meier ; Ronald E. Luse, Communication network having a plurality of bridging nodes which transmit a beacon to terminal nodes in power saving state that it has messages awaiting delivery.
Guay Bernard (Ottawa CAX) Altmann Michael (Kanata CAX), Current steering switch and hybrid BiCMOS multiplexer with CMOS commutation signal and CML/ECL data signals.
Gastouniotis C. S. (Santa Barbara CA) Bandeira Nuno (Goleta CA) Gray Bruce E. (Murrysville PA) Seehoffer Scott H. (Uniontown PA), Duplex bi-directional multi-mode remote instrument reading and telemetry system.
Yao Chingchi (Saratoga CA) Wang Poucheng (Mt. View CA), Efficient method and resulting structure for integrated circuits with flexible I/O interface and power supply voltages.
Campo James A. (Brunswick OH) Sutherland Jeffrey W. (Tallmadge OH) Krill ; III Carl E. (Akron OH), Encoding and decoding system for electronic data communication system.
Marbot Roland (Versailles FRX) Le Bihan Jean-Claude (Montrouge FRX) Cofler Andrew (Paris FRX) Nezamzadeh-Moosavi Reza (Bois d\Arcy FRX), Frequency multiplier using XOR/NXOR gates which have equal propagation delays.
Moskowitz Jay (Hicksville NY) Karron Abraham (Long Beach NY) Squillante Peter (Central Islip NY) Kravitz Spencer (Hicksville NY), Handheld facsimile and alphanumeric message transceiver operating over telephone or wireless networks.
Gerowitz Robert Glen ; Gray Carl Thomas ; Marshall John ; Riedle Christopher G. ; Rizzo Raymond Paul, High speed parallel/serial link for data communication.
Hendrick Peter L. (Los Alamos NM) Speirs Donald F. (San Juan NM) Wolf Michael A. (Los Alamos NM), High speed system for reading and writing data from and into remote tags.
Erhart Richard A. (Chandler AZ) Ciccone Thomas W. (Paradise Valley AZ), Integrated circuit having different power supplies for increased output voltage range while retaining small device geome.
Fischer Michael A. (San Antonio TX) Cox William M. (San Antonio TX) McDougall Floyd H. (San Antonio TX), LAN with interoperative multiple operational capabilities.
Krebs Jay (Crystal Lake IL) Freeburg Thomas A. (Arlington Heights IL), Method and apparatus for communicating variable length messages between a primary station and remote stations of a data.
Stengel Robert E. (Ft. Lauderdale FL) Sharp Ronald E. (Plantation FL) Yester Francis R. (Arlington Heights IL), Method and apparatus for providing power conservation in a communication system.
Burke Christopher J. (Maple Valley WA) Chaffee Janice M. (Auburn WA) Nir Erez (Bellevue WA) Kee Thomas E. (Lynnwood WA), Method and apparatus for selecting between a plurality of communication paths.
Comroe Richard A. (Dundee IL) Grube Gary W. (Palatine IL), Method for inter operation of a cellular communication system and a trunking communication system.
Derby Jeffrey H. (Chapel Hill NC) Doeringer Willibald A. (Langnau CHX) Dykeman Harold D. (Rueschlikon NC CHX) Li Liang (Chapel Hill NC) Sandick Haldon J. (Durham NC) Vu Ken V. (Cary NC), Methods and apparatus for interconnecting local area networks with wide area backbone networks.
Koenck Steven E. ; Miller Phillip ; West Guy J. ; Mahany Ronald L. ; Kinney Patrick W., Modular portable data processing terminal having a higher layer and lower layer partitioned communication protocol stack for use in a radio frequency communications network.
Koenck Steven E. (Cedar Rapids IA) Miller Phillip (Cedar Rapids IA) West Guy J. (Cedar Rapids IA) Mahany Ronald L. (Cedar Rapids IA) Kinney Patrick W. (Cedar Rapids IA), Modular, portable data processing terminal for use in a radio frequency communication network.
Miller ; II Robert R. (Morris Township ; Morris County NJ) Partridge ; III B. Waring (Mendham NJ) Russell Jesse E. (Piscataway NJ) Schroeder Robert E. (Morris Township ; Morris County NJ), Multi-band wireless radiotelephone operative in a plurality of air interface of differing wireless communications system.
Pearson Gregory (Granada Hills CA) Melhorn Nathan R. (Framingham MA) Onarato Michael F. (Acton MA) Richards Craig A. (Wrentham MA), Multi-mode modem and data transmission method.
Gollnick Charles D. ; Luse Ronald E. ; Pavek John G. ; Sojka Marvin L. ; Cnossen James D. ; Danielson Arvin D. ; Mahany Ronald L. ; Detweiler Mary L. ; Spiess Gary N. ; West Guy J. ; Young Amos D. ; , Network supporting roaming, sleeping terminals.
Mitchell Dennis R. (San Jose CA) Molenda James R. (Fremont CA) Nakamura Karl S. (Palo Alto CA), Portable computer with removable and replaceable add-on modules.
Zook Ronald E. (Boulder CO) Gombrich Peter P. (Boulder CO), Portable handheld terminal including optical bar code reader and electromagnetic transceiver means for interactive wirel.
Bertagna Richard A. (San Dimas CA) Berry Dickey J. (LaVerne CA), Portable transaction monitoring unit for transaction monitoring and security control systems.
Meyerson Robert F. (Captiva Island FL) Chang Yung-Fu (Medina OH) Wang Ynjiun P. (Ft. Myers FL) Wall Daniel G. (Union Town OH), Portable work slate computer with multiple docking positions for interchangeably receiving removable modules.
Olnowich Howard T. (Endwell NY), Protocol-to-protocol translator for interfacing disparate serial network nodes to a common parallel switching network.
Wilson Alan L. (Hoffman Estates IL) Muri David L. (Sunrise FL) Branch Tony R. (Sunrise FL), Reduction of power consumption in a portable communication unit.
Gilbert Sheldon L. (San Diego CA) Heide Carolyn L. (Lincolnshire IL) Director Dennis L. (Wilmette IL), Reservation-based polling protocol for a wireless data communications network.
Fitzpatrick Mark E. (San Jose CA) Gouldsberry Gary R. (Cupertino CA) Chan Yat-Sum (San Jose CA) Pang Richard F. (San Jose CA), Resettable latch circuit.
Richter Roger K. (Round Rock TX) Sharp Robert O. (Round Rock TX) Stephenson Quentin H. (Austin TX), System for enabling first computer to communicate over switched network with second computer located within LAN by using.
Danielson Arvin D. (Cedar Rapids IA) Kubler Joseph J. (Nederland CO) Durbin Dennis A. (Cedar Rapids IA) Morris Michael D. (Cedar Rapids IA) Cargin ; Jr. Keith K. (Cedar Rapids IA), System including multiple device communications controller which coverts data received from two different customer trans.
Dowdell Ed (Massapequa NY) Giacopelli Dan (Deer Park NY) Taylor Alvin (Bayside NY) Nathanson Rex (Dix Hills NY) Dzurney Ray (Kings Park NY), Wireless communication system.
Rahman, Mohammed Mizanur; Schneider, Jacob Stephen; Bryan, Thomas Clark; Peterson, LuVerne Ray; Lynch, Gregory Francis; Loke, Alvin Leng Sun, Programmable high-speed equalizer and related method.
Su, Xiaoyan; Narayan, Sriram; Wong, Wilson; Shumarayev, Sergey, Receiver equalizer circuitry with offset voltage compensation for use on integrated circuits.
Fujimori, Ichiro; Tonietto, Davide, System and method for programmably adjusting gain and frequency response in a 10-gigabit Ethernet/fibre channel system.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.