[특허]Data transfer control device and electronic instrument

Seiko Epson Corporation

검색어에 아래의 연산자를 사용하시면 더 정확한 검색결과를 얻을 수 있습니다.
검색연산자

검색도움말
검색연산자	기능	검색시 예
()	우선순위가 가장 높은 연산자	예1) (나노 (기계 \| machine))
공백	두 개의 검색어(식)을 모두 포함하고 있는 문서 검색	예1) (나노 기계) 예2) 나노 장영실
\|	두 개의 검색어(식) 중 하나 이상 포함하고 있는 문서 검색	예1) (줄기세포 \| 면역) 예2) 줄기세포 \| 장영실
!	NOT 이후에 있는 검색어가 포함된 문서는 제외	예1) (황금 !백금) 예2) !image
*	검색어의 *란에 0개 이상의 임의의 문자가 포함된 문서 검색	예) semi*
""	따옴표 내의 구문과 완전히 일치하는 문서만 검색	예) "Transform and Quantization"

과학기술 지식인프라 ScienceON

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

특허 상세정보

MyON담기

내보내기 페이스북 공유 트위터 공유 카카오톡 공유

Data transfer control device and electronic instrument

특허상세정보
국가/구분	United States(US) Patent 등록
국제특허분류(IPC7판)	G06F-013/14
미국특허분류(USC)	710/305; 710/071
출원번호	UP-0378253 (2006-03-20)
등록번호	US-7617347 (2009-11-23)
우선권정보	JP-2005-083541(2005-03-23)
발명자 / 주소	Honda, Hiroyasu
출원인 / 주소	Seiko Epson Corporation
대리인 / 주소	Oliff & Berridge, PLC
인용정보	피인용 횟수 : 2 인용 특허 : 7

초록
▼

A data transfer control device including: a link controller which analyzes a packet received through a serial bus and generates a packet to be transmitted through the serial bus; an interface circuit which performs interface processing between the data transfer control device and a display driver connected to the data transfer control device through an interface bus; and a signal detection circuit which detects a vertical synchronization signal VCIN used for indicating a non-display period of a display panel and outputs a detection signal VDET. When the link controller has received a read request packet which requests reading of status of the VCIN, the link controller waits for the VDET to be output, and performs processing of transmitting a response packet through the serial bus on condition that the VDET has been output.

대표
청구항
▼

What is claimed is: 1. A data transfer control device that controls data transfer, the data transfer control device comprising: a controller that analyzes a reception packet received through a serial bus and generates a transmission packet to be transmitted through the serial bus; an interface circuit that performs interface processing between the data transfer control device and a display driver connected to the data transfer control device through an interface bus; and a signal detection circuit that, when a vertical synchronization signal used for indicating a non-display period of a display panel has been input from the display driver, detects the vertical synchronization signal and outputs a detection signal, when the controller has received a read request packet that requests reading of status of the vertical synchronization signal, the controller waiting for the detection signal to be output from the signal detection circuit, and performing processing of transmitting a response packet or an acknowledge packet of the read request packet through the serial bus on condition that the detection signal has been output from the signal detection circuit. 2. The data transfer control device as defined in claim 1, comprising: a reception packet buffer into which the reception packet received through the serial bus is written; and a transmission packet buffer into which the transmission packet to be transmitted through the serial bus is written, when the controller has received the read request packet, the controller generating the response packet or the acknowledge packet of the read request packet and writing the response packet or the acknowledge packet into the transmission packet buffer, and on condition that the detection signal has been output from the signal detection circuit, the controller reading the response packet or the acknowledge packet written into the transmission packet buffer from the transmission packet buffer and performing processing of transmitting the response packet or the acknowledge packet through the serial bus. 3. The data transfer control device as defined in claim 1, when the controller has received a write request packet that requests writing of a command or data after the transmission of the response packet or the acknowledge packet through the serial bus, the controller outputting the command or the data for which writing has been requested to the interface circuit, and the interface circuit outputting the command or the data output from the controller to the display driver through the interface bus. 4. The data transfer control device as defined in claim 2, when the controller has received a write request packet that requests writing of a command or data after the transmission of the response packet or the acknowledge packet through the serial bus, the controller outputting the command or the data for which writing has been requested to the interface circuit, and the interface circuit outputting the command or the data output from the controller to the display driver through the interface bus. 5. The data transfer control device as defined in claim 3, the write request packet including a response request field used for indicating whether or not to perform handshake transfer using the acknowledge packet, a response request value "response not requested" being set in the response request field, and when the controller has received the write request packet in which the response request value "response not requested" is set, the controller outputting the command or the data for which writing has been requested to the interface circuit without directing transmission of the acknowledge packet of the write request packet. 6. The data transfer control device as defined in claim 4, the write request packet including a response request field used for indicating whether or not to perform handshake transfer using the acknowledge packet, a response request value "response not requested" being set in the response request field; and when the controller has received the write request packet in which the response request value "response not requested" is set, the controller outputting the command or the data for which writing has been requested to the interface circuit without directing transmission of the acknowledge packet of the write request packet. 7. The data transfer control device as defined in claim 1, comprising: an edge setting register used for setting whether to detect either a rising edge or a falling edge of the vertical synchronization signal, the signal detection circuit outputting the detection signal on condition that the rising edge of the vertical synchronization signal has been detected when "rising edge detection" has been set in the edge setting register, and outputs the detection signal on condition that the falling edge of the vertical synchronization signal has been detected when "falling edge detection" has been set in the edge setting register. 8. The data transfer control device as defined in claim 2, comprising: an edge setting register used for setting whether to detect either a rising edge or a falling edge of the vertical synchronization signal, the signal detection circuit outputting the detection signal on condition that the rising edge of the vertical synchronization signal has been detected when "rising edge detection" has been set in the edge setting register, and outputting the detection signal on condition that the falling edge of the vertical synchronization signal has been detected when "falling edge detection" has been set in the edge setting register. 9. The data transfer control device as defined in claim 1, comprising: a read register used for reading the status of the vertical synchronization signal, the read request packet that requests reading of the status of the vertical synchronization signal being packet that requests reading from the read register. 10. The data transfer control device as defined in claim 2, comprising: a read register used for reading the status of the vertical synchronization signal, the read request packet that requests reading of the status of the vertical synchronization signal being a packet that requests reading from the read register. 11. The data transfer control device as defined in claim 1, the interface circuit being an MPU interface circuit that generates an MPU interface signal. 12. The data transfer control device as defined in claim 1, comprising: a transceiver that uses differential signal lines of the serial bus to transmit and receive a packet to and from a host-side data transfer control device. 13. An electronic instrument comprising: the data transfer control device as defined in claim 1; and the display driver connected to the data transfer control device through the interface bus. 14. An electronic instrument comprising: the data transfer control device as defined in claim 2; and the display driver connected to the data transfer control device through the interface bus. 15. An electronic instrument comprising: the data transfer control device as defined in claim 3; and the display driver connected to the data transfer control device through the interface bus. 16. An electronic instrument comprising: the data transfer control device as defined in claim 7; and the display driver connected to the data transfer control device through the interface bus. 17. An electronic instrument comprising: the data transfer control device as defined in claim 9; and the display driver connected to the data transfer control device through the interface bus. 18. An electronic instrument comprising: the data transfer control device as defined in claim 11; and the display driver connected to the data transfer control device through the interface bus. 19. An electronic instrument comprising: the data transfer control device as defined in claim 12; and the display driver connected to the data transfer control device through the interface bus.

이 특허에 인용된 특허 (7)

이 특허를 인용한 특허 피인용횟수: 2

IPC 상위 출원인

내보내기

상세정보
내보내기 구분	파일저장 인쇄 메일전송
구성항목	관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표IPC 관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 공고번호, 공고일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표출원인, 출원인국적, 출원인주소, 발명자, 발명자E, 발명자코드, 발명자주소, 발명자 우편번호, 발명자국적, 대표IPC, IPC코드, 요약, 미국특허분류, 대리인주소, 대리인코드, 대리인(한글), 대리인(영문), 국제공개일자, 국제공개번호, 국제출원일자, 국제출원번호, 우선권, 우선권주장일, 우선권국가, 우선권출원번호, 원출원일자, 원출원번호, 지정국, Citing Patents, Cited Patents
저장형식	Text(ASCII format) Excel format PIAS분석(.xls)
메일정보	받는사람 (필수) @ 보내는사람 (선택) @ 제목 내용 KISTI 검색결과 이메일 서비스
안내	> 총 건의 자료가 검색되었습니다. > 다운받으실 자료의 인덱스를 입력하세요. (1-10,000) > 검색결과의 순서대로 최대 10,000건 까지 다운로드가 가능합니다. > 데이타가 많을 경우 속도가 느려질 수 있습니다.(최대 2~3분 소요) > 다운로드 파일은 UTF-8 형태로 저장됩니다. 파일의 내용이 제대로 보이지 않을실 때는 웹브라우저 상단의 보기 -> 인코딩 -> 자동선택 여부를 확인하십시오 > ~ > Text(ASCII format) Excel format

과학기술 지식인프라 ScienceON

ScienceON Chatbot

연합인증

특허 상세정보

Data transfer control device and electronic instrument

초록
▼

대표
청구항
▼

이 특허에 인용된 특허 (7)

이 특허를 인용한 특허 피인용횟수: 2

IPC 상위 출원인

과제정보

상세정보조회

원문조회

IPC 상세정보(version : 201201)

연구과제 성과물(0)

참여연구원의 다른 문헌(0)

처리중입니다.

잠시만 기다려주세요.

ScienceON Chatbot

연합인증

특허 상세정보

Data transfer control device and electronic instrument

초록 ▼

대표청구항 ▼

이 특허에 인용된 특허 (7)

이 특허를 인용한 특허 피인용횟수: 2

IPC 상위 출원인

과제정보

상세정보조회

원문조회

IPC 상세정보(version : 201201)

연구과제 성과물(0)

참여연구원의 다른 문헌(0)

처리중입니다.

잠시만 기다려주세요.

초록
▼

대표
청구항
▼