$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

[미국특허] Fabrication process for co-fabricating multilayer probe array and a space transformer 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01F-003/04
  • H01F-007/06
출원번호 UP-0028945 (2005-01-03)
등록번호 US-7640651 (2010-02-11)
발명자 / 주소
  • Cohen, Adam L.
  • Arat, Vacit
  • Lockard, Michael S.
  • Bang, Christopher A.
  • Lembrikov, Pavel B.
출원인 / 주소
  • Microfabrica Inc.
대리인 / 주소
    Smalley, Dennis R.
인용정보 피인용 횟수 : 3  인용 특허 : 41

초록

Embodiments of the invention provide fabrication processes for the co-fabrication of microprobe arrays along with one or more space transformers wherein the fabrication processes include the forming and adhering of a plurality of layers to previously formed layers and wherein at least a portion of t

대표청구항

We claim: 1. A fabrication process for co-fabricating a multi-layer probe array and a space transformer, comprising: (a) forming and adhering a first layer of material to a substrate, wherein the first layer comprises a desired pattern of at least one material; (b) repeating the forming and adherin

이 특허에 인용된 특허 (41) 인용/피인용 타임라인 분석

  1. Grube, Gary W., Apparatuses and methods for cleaning test probes.
  2. Chang Sung Chul ; Khandros Igor Y. ; Smith William D., Chip-scale carrier for semiconductor devices including mounted spring contacts.
  3. Khandros Igor Y. ; Eldridge Benjamin N. ; Mathieu Gaetan L. ; Dozier Thomas H. ; Smith William D., Contact carriers (tiles) for populating larger substrates with spring contacts.
  4. Benjamin N. Eldridge ; Gary W. Grube ; Igor Y. Khandros ; Alec Madsen ; Gaetan L. Mathieu, Contact structures with blades having a wiping motion.
  5. Eldridge, Benjamin N., Electrical interconnect assemblies and methods.
  6. Eldridge Benjamin N. ; Khandros Igor Y. ; Mathieu Gaetan L. ; Pedersen David V., Electronic components with terminals and spring contact elements extending from areas which are remote from the terminals.
  7. Khandros Igor Y. ; Eldridge Benjamin N. ; Mathieu Gaetan L., Fabricating interconnects and tips using sacrificial substrates.
  8. Miller Charles A., Filter structures for integrated circuit interfaces.
  9. Khandros Igor Y. ; Mathieu Gaetan L., Flexible contact structure with an electrically conductive shell.
  10. Guckel Henry (Madison WI), Formation of microstructures by multiple level deep X-ray lithography with sacrificial metal layers.
  11. Kwon Oh-Kyong (Plano TX) Hashimoto Masashi (Garland TX) Malhi Satwinder (Garland TX) Born Eng C. (Richardson TX), Full wafer integrated circuit testing device.
  12. Miller Charles A., High bandwidth passive integrated circuit tester probe card assembly.
  13. Eldridge, Benjamin N.; Mathieu, Gaetan, Interconnect assemblies and methods.
  14. Khandros, Igor Y; Pedersen, David V.; Whitten, Ralph G., Large contactor with multiple, aligned contactor units.
  15. Cohen Adam L., Method for electrochemical fabrication.
  16. Ondricek, Douglas S.; Pedersen, David V., Method for mounting an electronic component.
  17. Miller, Charles A.; Long, John M., Method of designing, fabricating, testing and interconnecting an IC to external circuit nodes.
  18. Leedy Glenn J. (1061 E. Mountain Dr. Santa Barbara CA 93108), Method of making a flexible tester surface for testing integrated circuits.
  19. Grube, Gary W.; Khandros, Igor Y.; Eldridge, Benjamin N.; Mathieu, Gaetan L., Method of manufacturing a probe card.
  20. Eldridge Benjamin N. ; Grube Gary W. ; Khandros Igor Y. ; Mathieu Gaetan L., Method of mounting resilient contact structures to semiconductor devices.
  21. Eldridge Benjamin N. ; Grube Gary W. ; Khandros Igor Y. ; Mathieu Gaetan L., Method of planarizing tips of probe elements of a probe card assembly.
  22. Dando Ross S., Method of processing semiconductor material wafers and method of forming flip chips and semiconductor chips.
  23. Fjelstad, Joseph, Methods and structures for electronic probing arrays.
  24. Joseph Fjelstad, Methods and structures for electronic probing arrays.
  25. Distefano Thomas H. ; Smith ; Jr. John W., Methods of making connections to a microelectronic unit.
  26. Dozier, II, Thomas H.; Eldridge, Benjamin N.; Grube, Gary W.; Khandros, Igor Y.; Mathieu, Gaetan L., Methods of removably mounting electronic components to a circuit board, and sockets formed by the methods.
  27. Eldridge, Benjamin N.; Grube, Gary W.; Khandros, Igor Y.; Mathieu, Gaetan L., Microelectronic contact structures, and methods of making same.
  28. Benjamin N. Eldridge ; Gary W. Grube ; Igor Y. Khandros ; Gaetan L. Mathieu, Microelectronic spring contact element and electronic component having a plurality of spring contact elements.
  29. Eldridge,Benjamin N.; Grube,Gary W.; Khandros,Igor Y.; Mathieu,Gaetan L., Mounting spring elements on semiconductor devices, and wafer-level testing methodology.
  30. Mathieu, Gaetan L.; Eldridge, Benjamin N.; Grube, Gary W., Planarizer for a semiconductor contactor.
  31. Khandros, Jr., Igor Y.; Sporck, Jr., A. Nicholas; Eldridge, Jr., Benjamin N., Probe card assembly.
  32. Benjamin N. Eldridge ; Gary W. Grube ; Gaetan L. Mathieu, Probe card for probing wafers with raised contact elements.
  33. Tada Tetsuo (Hyogo JPX) Takagi Ryoichi (Hyogo JPX) Kohara Masanobu (Hyogo JPX), Probing plate for wafer testing.
  34. Eslamy, Mohammad; Pedersen, David V; Cobb, Harry D., Segmented contactor.
  35. Dando Ross S., Semiconductor chip.
  36. Brown, George Henry Platt; Stockton, David John; Taylor, Jonathan Paul, Signal transmitting cable.
  37. Dozier ; II Thomas H. ; Eldridge Benjamin N. ; Grube Gary W. ; Khandros Igor Y. ; Mathieu Gaetan L., Sockets for electronic components and methods of connecting to electronic components.
  38. Dozier ; II Thomas H. ; Khandros Igor Y., Solder preforms.
  39. Benjamin N. Eldridge ; Igor Y. Khandros ; David V. Pedersen ; Ralph G. Whitten, Special contact points for accessing internal circuitry of an integrated circuit.
  40. Mathieu, Gaetan L.; Eldridge, Benjamin N.; Grube, Gary W.; Larder, Richard A., Spring interconnect structures.
  41. Khandros Igor Y. ; Pedersen David V., Wafer-level burn-in and test.

이 특허를 인용한 특허 (3) 인용/피인용 타임라인 분석

  1. Wu, Ming Ting; Larsen, III, Rulon Joseph; Kim, Young; Kim, Kieun; Cohen, Adam L.; Kumar, Ananda H.; Lockard, Michael S.; Smalley, Dennis R., Multi-layer, multi-material fabrication methods for producing micro-scale and millimeter-scale devices with enhanced electrical and/or mechanical properties.
  2. Wu, Ming Ting; Larsen, III, Rulon J.; Kim, Young; Kim, Kieun; Cohen, Adam L.; Kumar, Ananda H.; Lockard, Michael S.; Smalley, Dennis R., Multi-layer, multi-material micro-scale and millimeter-scale devices with enhanced electrical and/or mechanical properties.
  3. Wu, Ming Ting; Larsen, III, Rulon J.; Kim, Young; Kim, Kieun; Cohen, Adam L.; Kumar, Ananda H.; Lockard, Michael S.; Smalley, Dennis R., Multi-layer, multi-material micro-scale and millimeter-scale devices with enhanced electrical and/or mechanical properties.

활용도 분석정보

상세보기
다운로드
내보내기

활용도 Top5 특허

해당 특허가 속한 카테고리에서 활용도가 높은 상위 5개 콘텐츠를 보여줍니다.
더보기 버튼을 클릭하시면 더 많은 관련자료를 살펴볼 수 있습니다.

섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로