$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Methods and systems for computing platform 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06Q-040/10
출원번호 UP-0599911 (2006-11-15)
등록번호 US-7716100 (2010-06-03)
발명자 / 주소
  • Metlapalli, Kumar C.
출원인 / 주소
  • Kuberre Systems, Inc.
대리인 / 주소
    Hamilton, Brook, Smith & Reynolds, P.C.
인용정보 피인용 횟수 : 2  인용 특허 : 71

초록

Hardware accelerated analytical computing apparatus, method and system includes one or more analytical processing units. Each processing unit is formed of a respective field programmable gate array (FPGA) and performs a respective analytical operation. An application interface enables use of respect

대표청구항

What is claimed is: 1. An analytical computing apparatus comprising: one or more analytical processing units carried on one or more computer processing cards, each unit being formed of a respective field programmable gate array and performing a respective analytical operation, the analytical proces

이 특허에 인용된 특허 (71)

  1. Skaletzky Gil,ILX ; Freizeit Amir,ILX ; Sperling Erez,ILX ; Harlap Michal,ILX ; Steiner Moshe,ILX, Apparatus for and method of reducing the memory bandwidth requirements of a systolic array.
  2. Indeck,Ronald S.; Cytron,Ron Kaplan; Franklin,Mark Allen; Chamberlain,Roger D., Associative database scanning and information retrieval using FPGA devices.
  3. Shail Aditya Gupta ; B. Ramakrishna Rau ; Vinod K. Kathail ; Michael S. Schlansker, Auto design of VLIW processors.
  4. Greenbaum Jack E. ; Baxter Michael A., Compiling system and method for partially reconfigurable computing.
  5. Casselman Steven M., Computer network of distributed virtual computers which are EAC reconfigurable in response to instruction to be executed.
  6. Dragana N. Pilipovic, Computer system for generating projected data and an application supporting a financial transaction.
  7. Van Dyke Don A. (Pleasanton CA) Cramer Timothy J. (Pleasanton CA) Rasbold James C. (Livermore CA) O\Hair Kelly T. (Livermore CA) Cox David M. (Livermore CA) Seberger David A. (Livermore CA) O\Gara Li, Computer with integrated hierarchical representation (IHR) of program wherein IHR file is available for debugging and op.
  8. Casselman Steven M., Computer with programmable arrays which are reconfigurable in response to instructions to be executed.
  9. Santhanam Vatsa, Cost-sensitive SSA-based strength reduction algorithm for a machine with predication support and segmented addresses.
  10. DeHon Andre ; Bolotski Michael ; Knight ; Jr. Thomas F., DPGA-coupled microprocessors.
  11. Woodfill John Iselin ; Baker Henry Harlyn ; Herzen Brian Von ; Alkire Robert Dale, Data processing system and method.
  12. Bates, Cary Lee; Santosuosso, John Matthew; Schmidt, William Jon, Debugger capable of providing warnings for unreachable breakpoints.
  13. Cloutier Jocelyn, FPGA-based processor.
  14. Leeland Steven B. (Phoenix AZ), Floating-point systolic array including serial processors.
  15. Bortnikov, Vita; Lambert, David John; Mendelson, Bilha; Roediger, Robert Ralph; Schmidt, William Jon; Shavit-Lottem, Inbal, Generating and utilizing organized profile information.
  16. Le Quere, Patrick, High speed random number generation.
  17. DeHon Andre ; Mirsky Ethan ; Knight ; Jr. Thomas F., Intermediate-grain reconfigurable processing device.
  18. Brauch, Rupert; Dunn, David A., Mechanism for software register renaming and load speculation in an optimizer.
  19. Preisler Thomas (Morgan Hill CA) Gramlich Wayne C. (Sunnyvale CA) Pelegri-Llopart Eduardo (Mountain View CA) Miller Terrence C. (Menlo Park CA), Method and apparatus for a fast debugger fix and continue operation.
  20. Mirsky Ethan ; French Robert ; Eslick Ian, Method and apparatus for controlling configuration memory contexts of processing elements in a network of multiple cont.
  21. Schweitz, Eric A.; Werlinger, David J.; Mills, Peter H., Method and apparatus for creating a software patch by comparing object files.
  22. Thomas C. Douglass, Method and apparatus for customization of information content provided to a requestor over a network using demographic information yet the user remains anonymous to the server.
  23. Helbig ; Sr. Walter A, Method and apparatus for enhancing computer system security.
  24. Burke, David, Method and apparatus for executing standard functions in a computer system using a field programmable gate array.
  25. Fandrich Mickey L. (Placerville CA) Durante Richard J. (Citrus Heights CA) Underwood Keith F. (Orangevale CA) Rozman Rodney R. (Placerville CA), Method and apparatus for execution of operations in a flash memory array.
  26. Fong Anthony S. (Southboro MA), Method and apparatus for floating point operations.
  27. Bernard J. New ; Steven P. Young, Method and apparatus for incorporating a multiplier into an FPGA.
  28. Chavez, Thomas A.; Dagum, Paul, Method and apparatus for multivariate allocation of resources.
  29. Vondran ; Jr. Gary Lee, Method and architecture for data coherency in set-associative caches including heterogeneous cache sets having different characteristics.
  30. Donohue Michael ; Leung Patrick, Method and system for delivering documents customized for a particular user over the internet using imbedded dynamic co.
  31. LeMole Suzanne L. ; Nurenberg Steven Howard ; O'Neil Joseph Thomas ; Stuntebeck Peter H., Method and system for presenting customized advertising to a user on the world wide web.
  32. Cooke Laurence H. ; Phillips Christopher E. ; Wong Dale, Method for compiling high level programming languages into an integrated processor with reconfigurable logic.
  33. Benner Robert E. (Albuquerque NM) Gustafson John L. (Albuquerque NM) Montry Gary R. (Albuquerque NM), Method for simultaneous overlapped communications between neighboring processors in a multiple.
  34. Martin Sean James,GBX ; Stanford-Clark Andrew James,GBX, Method of load balancing across the processors of a server.
  35. Lockwood,John; Loui,Ronald; Moscola,James; Pachos,Michael L, Methods, systems, and devices using reprogrammable hardware for high-speed processing of streaming data to find a redefinable pattern and respond thereto.
  36. Huppenthal,Jon M.; Caliga,David E., Multi-adaptive processing systems and techniques for enhancing parallelism and performance of computational functions.
  37. Huppenthal Jon M. ; Leskar Paul A., Multiprocessor computer architecture incorporating a plurality of memory algorithm processors in the memory subsystem.
  38. Huppenthal Jon M. ; Leskar Paul A., Multiprocessor computer architecture incorporating a plurality of memory algorithm processors in the memory subsystem.
  39. Huppenthal,Jon M.; Leskar,Paul A., Multiprocessor computer architecture incorporating a plurality of memory algorithm processors in the memory subsystem.
  40. Wu Youfeng (Aloha OR), Optimizing compiler with static prediction of branch probability, branch frequency and function frequency.
  41. Grunewald Paul ; Stelter Wesley H. ; Ding Jiangang, PCI-compliant interrupt steering architecture.
  42. Peri Ramesh V., Performance analysis of computer systems.
  43. Chang Chi-Yung (Torrance CA) Fang Wai-Chi (San Marino CA) Curlander John C. (Pasadena CA), Pipeline synthetic aperture radar data compression utilizing systolic binary tree-searched architecture for vector quant.
  44. Poznanovic,Daniel; Hammes,Jeffrey; Krause,Lisa; Steidel,Jon; Barker,David; Brooks,Jeffrey Paul, Process for converting programs in high-level programming languages to a unified executable for hybrid computing platforms.
  45. Tan Charles M. C., Programmable gate array configuration memory which allows sharing with user memory.
  46. Lytle Craig S. (Mountain View CA) Faria Donald F. (San Jose CA), Programmable logic array integrated circuit incorporating a first-in first-out memory.
  47. Darling, Roy D.; Shimanek, Schuyler E.; Davies, Jr., Thomas J., Programming on-the-fly (OTF).
  48. Shackleford,J. Barry; Tanaka,Motoo, Random number generators implemented with cellular array.
  49. Ledzius, Robert C.; Flemmons, James L.; Maturo, Lawrence R., Reconfigurable computing system and method and apparatus employing same.
  50. Gibson, Ian; Wong, Kevin Chee-Hoong, Reconfigurable data cache controller.
  51. Gorin Allen L. (Fair Lawn NJ) Makofsky Patrick A. (Randolph NJ) Morton Nancy (Dover NJ) Oliver Neal C. (Madison NJ) Shively Richard R. (Convent Station NJ) Stanziola Christopher A. (Hyde Park NY), Reconfigurable signal processor.
  52. Lam Geoffrey T. ; Malik Ajay ; Ponnuswamy Senthil K. ; Battle Thomas M., Remote procedural call component management method for a heterogeneous computer network.
  53. Shido Tatsuya (Kawasaki JPX) Kawamura Kaoru (Yokohama JPX) Umeda Masanobu (Yokohama JPX) Shibuya Toshiyuki (Inagi JPX) Miwatari Hideki (Yokohama JPX), SIMD system having logic units arranged in stages of tree structure and operation of stages controlled through respectiv.
  54. Sgro Joseph A. ; Stanton Paul C., Scalable multi-processor architecture for SIMD and MIMD operations.
  55. Pechanek Gerald George (Endwell NY) Vassiliadis Stamatis (Vestal NY) Delgado-Frias Jose Guadalupe (Endwell NY), Scalable parallel group partitioned diagonal-fold switching tree computing apparatus.
  56. Jon M. Huppenthal, System and method for accelerating web site access and processing utilizing a computer system incorporating reconfigurable processors operating under a single operating system image.
  57. Parks, David, System and method for semaphore and atomic operation management in a multiprocessor.
  58. Poznanovic,Daniel; Caliga,David E.; Hammes,Jeffrey, System and method of enhancing efficiency and utilization of memory bandwidth in reconfigurable hardware.
  59. Panchul Yuri V. ; Soderman Donald A. ; Coleman Denis R., System for converting hardware designs in high-level programming language to hardware implementations.
  60. De Oliveira Kastrup Pereira, Bernardo; Bink, Adrianus J.; Hoogerbrugge, Jan, System for executing computer program using a configurable functional unit, included in a processor, for executing configurable instructions having an effect that are redefined at run-time.
  61. Bleidt Robert (Atlanta GA) Chin Danny (Mercer County NJ) Kaba James Timothy Christopher (Jackson NJ), System for supplying streams of data to multiple users by distributing a data stream to multiple processors and enabling.
  62. Noel S. Otterness ; William A. Brant ; Keith E. Short ; Joseph G. Skazinski, System, apparatus and method for multi-level cache in a multi-processor/multi-controller environment.
  63. Yancey,Jerry W.; Kuo,Yea Z., Systems and methods for interconnection of multiple FPGA devices.
  64. McWhirter John G. (Malvern Wells GB2), Systolic array.
  65. Khan Emdadur R. (San Jose CA), Systolic array for multidimensional matrix computations.
  66. Means Robert W. (Rancho Santa Fe CA) Sklar Horace J. (Escondido CA), Systolic array image processing system and method.
  67. Helbig ; Sr. Walter A. (Medford Lakes NJ), Systolic array processing apparatus.
  68. Gai Weixin,CNX ; Chen Hongyi,CNX, Systolic linear-array modular multiplier with pipeline processing elements.
  69. Nair, Sreekumar Ramakrishnan, Using value-expression graphs for data-flow optimizations.
  70. Casselman Steven, Virtual computer of plural FPG's successively reconfigured in response to a succession of inputs.
  71. Stewart Gordon Gregory, Web server mechanism for processing function calls for dynamic data queries in a web page.

이 특허를 인용한 특허 (2)

  1. Mihaljevic, Miodrag J.; Abe, Jouji, Method and apparatus for cellular automata based generation of pseudorandom sequences with controllable period.
  2. Barrio López-Cortijo, Pablo; Carreras Vaquer, Carlos; Sierra Cabrera, Roberto; López Martín, Juan Antonio; Caffarena Fernández, Gabriel; Sedano Algarabel, Enrique; Fernández De Blas, José Antonio; Jevtic, Ruzica, Systems and methods for improving the execution of computational algorithms.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로