[특허]Method of fabricating a semiconductor multipackage module including a processor and memory package assemblies

[미국특허] Method of fabricating a semiconductor multipackage module including a processor and memory package assemblies 원문보기

IPC분류정보
국가/구분	United States(US) Patent 등록
국제특허분류(IPC7판)	H01L-021/00 H01L-023/02
출원번호	UP-0953857 (2007-12-10)
등록번호	US-7749807 (2010-07-26)
발명자 / 주소	Karnezos, Marcos
출원인 / 주소	Chippac, Inc.
인용정보	피인용 횟수 : 8 인용 특허 : 155

초록 ▼

A method for making a semiconductor multi-package module includes a processor and a plurality of memory packages mounted on a surface of the multipackage module substrate. In some embodiments the memory packages include stacked die packages, and in some embodiments the memory packages include stacked memory packages. In some embodiments the processor is situated at or near the center of the multipackage module substrate and the plurality of memory packages or of stacked memory package assemblies are situated on the multipackage module substrate adjacent the processor.

대표청구항 ▼

I claim: 1. A method for making a multi-package module, comprising: providing a module substrate having first and second surfaces, providing a processor, and providing a plurality of memory packages; mounting the processor on a processor attach portion of the first surface of the module substrate; mounting the memory packages at least over a portion of the first surface of the module substrate that is at least partly adjacent the processor attach portion; forming wire bond z-interconnection of at least one of the memory packages to the module substrate; and forming an encapsulant over the memory packages. 2. The method of claim 1 wherein mounting the memory packages over the surface of the substrate comprises mounting the memory packages on the surface of the substrate. 3. The method of claim 1 wherein mounting the memory packages over a said surface of the substrate comprises mounting the memory packages over the first surface of the substrate. 4. The method of claim 1 wherein providing the plurality of memory packages comprises providing memory packages as a memory package assembly comprising a memory package affixed to and electrically connected to a memory assembly substrate, and wherein forming wire bond z-interconnection comprises forming wire bonds between the memory assembly substrate and the module substrate. 5. The method of claim 4 wherein providing the memory packages as a memory package assembly comprises providing a plurality of memory packages affixed to and electrically connected to a memory assembly substrate. 6. The method of claim 5 wherein providing the memory packages as a memory package assembly comprises providing a memory package substrate having first and second surfaces and providing at least one memory package affixed to and electrically connected to each surface of the memory assembly substrate. 7. The method of claim 5 wherein providing the memory packages as a memory package assembly comprises providing a memory package substrate and providing a plurality of memory packages affixed to and electrically connected to a surface of the memory assembly substrate. 8. The method of claim 4 wherein at least one of the memory packages is a ball grid array package. 9. The method of claim 4 wherein at least one of the memory packages is a land grid array package. 10. The method of claim 1 wherein providing the plurality of memory packages comprises providing memory packages as a memory package stack comprising a memory package affixed to and electrically connected to a memory stack substrate, and wherein forming wire bond z-interconnection comprises forming wire bonds between the memory stack substrate and the module substrate. 11. The method of claim 10 wherein providing the memory packages as a memory package stack comprises providing a plurality of memory packages affixed to and electrically connected to a memory stack substrate. 12. The method of claim 11 wherein providing the memory packages as a memory package stack comprises providing a memory stack substrate having first and second surfaces and providing at least one memory package affixed to and electrically connected to each surface of the memory stack substrate. 13. The method of claim 11 wherein providing the memory packages as a memory package assembly comprises providing a memory package substrate having and providing a plurality of memory packages affixed to and electrically connected to a surface of the memory assembly substrate. 14. The method of claim 10 wherein at least one of the memory packages is a ball grid array package. 15. The method of claim 10 wherein at least one of the memory packages is a land grid array package. 16. The method of claim 1 wherein providing the plurality of memory packages comprises providing memory packages as a memory package stack comprising a second memory package stacked onto a first memory package, and wherein forming wire bond z-interconnection comprises forming wire bonds between the memory packages and the module substrate. 17. The method of claim 1 wherein mounting the memory packages over a portion of the first surface of the module substrate that is at least partly adjacent the processor attach portion comprises mounting the memory packages over a portion of the module substrate that is entirely adjacent the processor attach portion. 18. The method of claim 17 wherein mounting the memory packages over a portion of the module substrate that is entirely adjacent the processor attach portion comprises affixing at least one of the memory packages onto the adjacent portion of the module substrate. 19. The method of claim 1 wherein mounting the memory packages over a portion of the first surface of the module substrate that is at least partly adjacent the processor attach portion comprises mounting the memory packages over a portion of the processor. 20. The method of claim 19 wherein mounting the memory packages over a portion of processor comprises affixing at least a portion of at least one of the memory packages onto the processor. 21. The method of claim 1 wherein providing the plurality of memory packages comprises mounting a first memory package onto the surface of the module substrate and mounting a second memory package onto the first memory package. 22. The method of claim 21 wherein the first memory package is a ball grid array package, and the second package is a land grid array package, and a second memory package, and wherein forming wire bond z-interconnection comprises forming wire bonds between the second package and the module substrate. 23. The method of claim 21 wherein each of the first memory package and the second memory package is a land grid array package, and wherein forming wire bond z-interconnection comprises forming wire bonds between each package and the module substrate. 24. The method of claim 23 wherein mounting the second memory package onto the first memory package comprises affixing a spacer onto the active surface of the first package and affixing the second package onto the spacer. 25. The method of claim 1 further comprising forming an encapsulant over the processor and the memory packages. 26. The method of claim 1 further comprising affixing a heat spreader and a heat slug over the processor, the heat spreader and the heat slug stabilized by an encapsulant material.

이 특허에 인용된 특허 (155) 인용/피인용 타임라인 분석

Makoto Terui JP, BGA package and method for fabricating the same.
상세보기
Fee, Setho Sing; Chye, Lim Thiam; Heppler, Steven W.; Yin, Leng Nam; Tan, Keith; Guay, Patrick; Tian, Edmund Lua Koon; Eng, Yap Kah; Seng, Eric Tan Swee, Ball grid array interposer, packages and methods.
상세보기
Lee,Kyu Jin, Ball grid array package, stacked semiconductor package and method for manufacturing the same.
상세보기
Kaul Sunil (Fremont CA) Laird Douglas A. (Los Gatos CA), Ball grid array packages for high speed applications.
상세보기
Koopmans, Michel, Bumping technology in stacked die configurations.
상세보기
Braden Jeffrey S. (Livermore CA) Penry Matthew D. (Modesto CA), Carrier ring having first and second ring means with bonded surfaces.
상세보기
Andrews Daniel M. (San Marcos CA) Merlina Joseph F. (Harrisburg PA) Redmond John P. (Mechanicsburg PA) Scheingold William S. (Palmyra PA) Ulbrich George (Harrisburg PA), Chip carrier.
상세보기
Culnane Thomas Moran ; Gaynes Michael Anthony ; Seto Ping Kwong ; Shaukatullah Hussain, Chip carrier modules with heat sinks attached by flexible-epoxy.
상세보기
Akram, Salman, Chip package with grease heat sink.
상세보기
Shyue Fong Quek MY; Ying Keung Leung SG; Sang Yee Loong SG; Ting Cheong Ang SG, Chip scale packaging with multi-layer flip chip arrangement and ball grid array interconnection.
상세보기
Heim Craig G. ; Hooker Wade Leslie ; Trivedi Ajit Kumar, Cooling structure for electronic components.
상세보기
Wu, Chi-Chuan; Huang, Chien-Ping, Crack-preventive semiconductor package.
상세보기
Barrow Michael, Custom corner attach heat sink design for a plastic ball grid array integrated circuit package.
상세보기
Choi, Ill Heung, Duel die package.
상세보기
Akiba,Masayuki; Ichikawa,Kinya; Kubota,Jiro; Kumamoto,Takashi, Encapsulation of a stack of semiconductor dice.
상세보기
Combs, Edward G.; Sheppard, Robert P.; Pun, Tai Wai; Ng, Hau Wan; Fan, Chun Ho; McLellen, Neil Robert, Enhanced thermal dissipation integrated circuit package.
상세보기
Moden Walter L., Flip chip adaptor package for bare die.
상세보기
Moden, Walter L., Flip chip adaptor package for bare die.
상세보기
Moden, Walter L., Flip chip adaptor package for bare die.
상세보기
McMahon John F., Flip-chip having electrical contact pads on the backside of the chip.
상세보기
Moden, Walter L.; Corisis, David J.; Kinsman, Larry D.; Mess, Leonard E., Heat sink with alignment and retaining features.
상세보기
Burns, Carmen D., High density integrated circuit module.
상세보기
Michael, Mihalis, High-performance heat sink for printed circuit boards.
상세보기
Song, Young-Jae; Kwon, Young-Shin; Youm, Kun-Dae; Kim, Young-Soo, Higher-density memory card.
상세보기
Bertin Claude Louis ; Ference Thomas George ; Howell Wayne John ; Sprogis Edmund Juris, Highly integrated chip-on-chip packaging.
상세보기
Farnworth, Warren M.; Brooks, Jerry M., Integrated circuit package having reduced interconnects.
상세보기
Hisashi Takeda JP, Interposer for separating stacked semiconductor chips mounted on a multi-layer printed circuit board.
상세보기
Masayuki Watanabe (Yokohama JPX) Toshio Sugano (Kokubunji JPX) Seiichiro Tsukui (Komoro JPX) Takashi Ono (Akita JPX) Yoshiaki Wakashima (Kawasaki JPX), Lead connections means for stacked tab packaged IC chips.
상세보기
Maeda, Takehiko; Tsukano, Jun, Light thin stacked package semiconductor device and process for fabrication thereof.
상세보기
Anthony J. LoBianco ; Frank J. Juskey ; Stephen G. Shermer ; Vincent DiCaprio ; Thomas P. Glenn, Making semiconductor packages with stacked dies and reinforced wire bonds.
상세보기
Lee Shaw Wei (San Jose CA), Maximized substrate design for grid array based assemblies.
상세보기
Nguyen Luu ; Prabhu Ashok ; Kelkar Nikhil ; Takiar Hem P., Method and apparatus for forming a plastic chip on chip package module.
상세보기
Karnezos,Marcos; Carson,Flynn, Method for making a semiconductor multi-package module having inverted bump chip carrier second package.
상세보기
Karnezos,Marcos, Method for making a semiconductor multipackage module including a processor and memory package assemblies.
상세보기
Kubota Akihiro (Kawasaki JPX) Osawa Mitsunada (Kawasaki JPX), Method for wire-bonding an integrated circuit.
상세보기
Akram Salman ; Brooks Jerry M., Method of constructing stacked packages.
상세보기
Ball,Michael B., Method of fabricating a multi-die semiconductor package assembly.
상세보기
Karnezos,Marcos, Method of fabricating a semiconductor multi-package module having inverted land grid array (LGA) package stacked over ball grid array (BGA) package.
상세보기
Karnezos,Marcos, Method of fabricating a semiconductor stacked multi-package module having inverted second package.
상세보기
Koopmans, Michel, Method of fabricating stacked die configurations utilizing redistribution bond pads.
상세보기
Glenn, Thomas P.; Smith, Lee J.; Zoba, David A.; Ramakrishna, Kambhampati; DiCaprio, Vincent, Method of making a semiconductor package including stacked semiconductor dies.
상세보기
Wang Hsueh-Te,TWX ; Tao Su,TWX, Method of making stacked chip package.
상세보기
Tomihara, Seiichi, Method of manufacturing a semiconductor device having flexible wiring substrate.
상세보기
Takahashi, Noriyuki; Suzuki, Masayuki; Tsuchiya, Kouji; Matsuura, Takao; Hashizume, Takanori; Ichitani, Masahiro; Suzuki, Kazunari; Nishita, Takafumi; Imura, Kenichi; Miwa, Takashi, Method of manufacturing a semiconductor device using reinforcing patterns for ensuring mechanical strength during manufacture.
상세보기
Bowman Wayne C. ; Chen Shiaw-Jong Steve, Method of mounting a power semiconductor die on a substrate.
상세보기
Murakami Tomoo,JPX, Method of mounting a semiconductor device to a substrate and a mounted structure.
상세보기
Hartono Darmawaskita, Microcontroller with integral switch mode power supply controller.
상세보기
Kakimoto Noriko,JPX ; Suematsu Eiji,JPX, Millimeter wave semiconductor device.
상세보기
Pu, Han-Ping; Huang, Chih-Ming; Huang, Chien-Ping, Module device of stacked semiconductor packages and method for fabricating the same.
상세보기
Yamamoto Takesi (Kumamoto JPX), Multi-chip ceramic module for mounting electric parts on both substrate and cap connected through interconnecting pins.
상세보기
Michael B. Ball, Multi-chip device utilizing a flip chip and wire bond assembly.
상세보기
Ming-Hsun Lee TW; Chin-Te Chen TW, Multi-chip module.
상세보기
Vaiyapuri Venkateshwaran,SGX ; Yang Jicheng,SGX, Multi-chip module with stacked dice.
상세보기
Liu,Cheng Cheng, Multi-chip package combining wire-bonding and flip-chip configuration.
상세보기
Wenzel James F. ; DeHaven Robert K. ; Marietta Bryan D. ; Johnston James P., Multi-chip semiconductor device and method for making the device by using multiple flip chip interfaces.
상세보기
Koh, Wei H.; Chen, David H., Multi-level package for a memory module.
상세보기
Kao-Yu Hsu TW; Su Tao TW, Multichip module.
상세보기
Streltsov, Nikolai Victorovich, Multilayered hybrid electronic module.
상세보기
Michii, Kazunari; Akiyama, Tatsuhiko, Multiple chip package semiconductor device.
상세보기
Lo, Randy H. Y.; Huang, Chien-Ping; Wu, Chi-Chuan, Multiple stacked-chip packaging structure.
상세보기
Jeansonne Jeff K., Opposed ball grid array mounting.
상세보기
Shim, Il Kwon; Chow, Seng Guan; Balanon, Gerry, PBGA substrate for anchoring heat sink.
상세보기
Junichi Asada JP, Package having very thin semiconductor chip, multichip module assembled by the package, and method for manufacturing the same.
상세보기
Chen, Jian-Cheng; Hsiao, Wei-Min, Package of a chip with beveled edges.
상세보기
Chye, Lim Thiam; Fee, Setho Sing; Seng, Eric Tan Swee, Packaged microelectronic component assemblies.
상세보기
Hsu, Chi-Hsing, Quad flat no-lead chip carrier.
상세보기
Uchida, Yasufumi; Saeki, Yoshihiro, Rearrangement sheet, semiconductor device and method of manufacturing thereof.
상세보기
Belgacem Haba ; Donald V. Perino ; Sayeh Khalili, Redistributed bond pads in stacked integrated circuit die package.
상세보기
Ichinose, Michihiko; Takizawa, Tomoko; Honda, Hirokazu; Kata, Keiichirou, Resin-encapsulated semiconductor device.
상세보기
Kondo, Takashi; Bando, Koji; Shibata, Jun; Narutaki, Kazuko, Resin-sealed chip stack type semiconductor device.
상세보기
Hideki Ishii JP; Kazunari Michii JP; Jun Shibata JP; Moriyoshi Nakashima JP, Semiconductor device.
상세보기
Ichikawa, Sunji, Semiconductor device.
상세보기
Ozawa Kaname,JPX ; Okuda Hayato,JPX ; Hiraoka Tetsuya,JPX ; Sato Mitsutaka,JPX ; Akashi Yuji,JPX ; Okada Akira,JPX ; Harayama Masahiko,JPX, Semiconductor device.
상세보기
Saeki, Yoshihiro, Semiconductor device.
상세보기
Tadashi Komiyama JP, Semiconductor device.
상세보기
Terui, Makoto, Semiconductor device.
상세보기
Yamaji Yasuhiro (Kawasaki JPX), Semiconductor device.
상세보기
Kurita, Yoichiro; Shironouchi, Toshiaki; Tetsuka, Takashi, Semiconductor device and method for manufacturing the same.
상세보기
Morozumi, Yukio, Semiconductor device and method for manufacturing the same.
상세보기
Ohuchi Shinji,JPX ; Yamada Shigeru,JPX ; Shiraishi Yasushi,JPX, Semiconductor device and method for manufacturing the same.
상세보기
Nakayama, Hirohisa; Taniguchi, Jun; Abe, Takashi; Nakayama, Toshinori, Semiconductor device and method of fabricating the same, circuit board, and electronic equipment.
상세보기
Emoto, Yoshiaki, Semiconductor device and method of making the same, circuit board and electronic equipment.
상세보기
Ishio, Toshiya; Nakanishi, Hiroyuki; Mori, Katsunobu, Semiconductor device and method of manufacturing same.
상세보기
Fukui Yasuki,JPX ; Sota Yoshiki,JPX ; Matsune Yuji,JPX ; Narai Atsuya,JPX, Semiconductor device and method of manufacturing the same.
상세보기
Ichinose, Michihiko, Semiconductor device and packaging method thereof.
상세보기
Kamikuri, Koichi; Shibue, Hitoshi, Semiconductor device and semiconductor device structure.
상세보기
Fukasawa,Hiroyuki, Semiconductor device and semiconductor module having external electrodes on an outer periphery.
상세보기
Jiang, Tongbi; Fee, Setho Sing; Yean, Tay Wuu; Chye, Lim Thiam, Semiconductor device assemblies and packages including multiple semiconductor devices and methods.
상세보기
Fumihiko Taniguchi JP; Akira Takashima JP, Semiconductor device having an interconnecting post formed on an interposer within a sealing resin.
상세보기
Fukui, Yasuki; Narai, Atsuya, Semiconductor device having insulation layer and adhesion layer between chip lamination.
상세보기
Uchida, Yasufumi, Semiconductor device having multi-chip package.
상세보기
Tamaki Kazuo,JPX ; Saza Yasuyuki,JPX ; Dotta Yoshihisa,JPX, Semiconductor device using a chip scale package.
상세보기
Hamaguchi, Tsuneo; Kagata, Kenji, Semiconductor device, method for manufacturing an electronic equipment, electronic equipment and portable information terminal.
상세보기
Le, Binh Q.; Lew, Ark L.; Charles, Jr., Harry K.; Schwartz, Paul D.; Lehtonen, Seppo J.; Ling, Sharon X., Semiconductor die adapter and method of using.
상세보기
Watanabe Masayuki (Yokohama JPX) Sugano Toshio (Kokubunji JPX) Tsukui Seiichiro (Komoro JPX) Ono Takashi (Akita JPX) Wakashima Yoshiaki (Kawasaki JPX), Semiconductor integrated circuit device and method of manufacturing the same.
상세보기
Abe, Ryo; Miyamoto, Takayuki, Semiconductor module.
상세보기
Mori Ryuichiro,JPX, Semiconductor module comprising semiconductor packages.
상세보기
Karnezos,Marcos; Carson,Flynn, Semiconductor multi-package module having inverted bump chip carrier second package.
상세보기
Karnezos,Marcos, Semiconductor multi-package module having inverted land grid array (LGA) package stacked over ball grid array (BGA) package.
상세보기
Karnezos,Marcos, Semiconductor multi-package module having inverted second package and including additional die or stacked package on second package.
상세보기
Karnezos, Marcos, Semiconductor multi-package module having inverted second package stacked over die-up flip-chip ball grid array (BGA) package.
상세보기
Karnezos,Marcos, Semiconductor multi-package module having inverted second package stacked over die-up flip-chip ball grid array (BGA) package.
상세보기
Karnezos,Marcos, Semiconductor multi-package module having inverted second package stacked over die-up flip-chip ball grid array (BGA) package.
상세보기
Karnezos,Marcos, Semiconductor multi-package module having package stacked over die-down flip chip ball grid array package and having wire bond interconnect between stacked packages.
상세보기
Karnezos,Marcos, Semiconductor multi-package module having wire bond interconnect between stacked packages.
상세보기
Karnezos, Marcos, Semiconductor multi-package module having wire bond interconnect between stacked packages and having electrical shield.
상세보기
Karnezos, Marcos, Semiconductor multi-package module including stacked-die package and having wire bond interconnect between stacked packages.
상세보기
Karnezos,Marcos, Semiconductor multipackage module including processor and memory package assemblies.
상세보기
Baird John (Scottsdale AZ), Semiconductor package.
상세보기
Liao, Chih-Chin; Pu, Han-PIng; Huang, Chien-Ping, Semiconductor package.
상세보기
Herbert I. Stoller, Semiconductor package containing multiple memory units.
상세보기
Tzu Chung-Hsing,TWX, Semiconductor package having multi-dies.
상세보기
Heo, Young Wook, Semiconductor package having stacked semiconductor chips and method of making the same.
상세보기
Huang, Chien-Ping, Semiconductor package with flash-proof device.
상세보기
Akram, Salman; Brooks, Jerry M., Semiconductor package with stacked substrates and multiple semiconductor dice.
상세보기
Karnezos,Marcos, Semiconductor stacked multi-package module having inverted second package.
상세보기
Karnezos, Marcos, Semiconductor stacked multi-package module having inverted second package and electrically shielded first package.
상세보기
Lin Paul T. (Austin TX), Shielded liquid encapsulated semiconductor device and method for making the same.
상세보기
Takahashi Nobuaki,JPX ; Kyougoku Yoshitaka,JPX ; Hashimoto Katsumasa,JPX ; Miyazaki Shinichi,JPX, Shock resistant semiconductor device and method for producing same.
상세보기
Loh, Kah Phang; Ng, Pheng Yam; Lim, Sin Heng, Signal communication structures.
상세보기
De Givry Jacques (Les Loges En Josas FRX), Solid state memory modules and memory devices including such modules.
상세보기
Yang, Chaur-Chin; Wang, Hsueh-Te, Stack type flip-chip package.
상세보기
Yang,Chaur Chin; Wang,Hsueh Te, Stack type flip-chip package.
상세보기
Foster, Donald Craig, Stackable lead frame package using exposed internal lead traces.
상세보기
Warren M. Farnworth ; Alan G. Wood ; Mike Brooks, Stackable semiconductor package having conductive layer and insulating layers and method of fabrication.
상세보기
Tao Su,TWX ; Lo Kuang-Lin,TWX ; Chou Kuang-Chun,TWX ; Chen Shih-Chih,TWX, Stacked chip assembly utilizing a lead frame.
상세보기
McMahon, John F., Stacked chip packaging.
상세보기
Akram Salman, Stacked leads-over chip multi-chip module.
상세보기
Mess, Leonard E.; Brooks, Jerry M.; Corisis, David J., Stacked mass storage flash memory package.
상세보기
Corisis, David J., Stacked microelectronic dies and methods for stacking microelectronic dies.
상세보기
Degani, Yinon; Dudderar, Thomas Dixon; Sun, Liguo; Zhao, Meng, Stacked module package.
상세보기
Takiar Hem P. (Fremont CA) Lin Peng-Cheng (Cupertino CA), Stacked multi-chip modules and method of manufacturing.
상세보기
Kikuma, Katsuhito; Ikeda, Mitsutaka; Tsukidate, Yoshihiro; Akashi, Yuji; Ozawa, Kaname; Takashima, Akira; Nishimura, Takao, Stacked semiconductor device and method of producing the same.
상세보기
Kikuma, Katsuhito; Ikeda, Mitsutaka; Tsukidate, Yoshihiro; Akashi, Yuji; Ozawa, Kaname; Takashima, Akira; Uno, Tadashi; Nishimura, Takao; Ando, Fumihiko; Onodera, Hiroshi; Okuda, Hayato, Stacked semiconductor device and method of producing the same.
상세보기
St. Amand, Roger D.; Perelman, Vladimir, Stacked semiconductor die assembly having at least one support.
상세보기
Baek, Joong-hyun; Lee, Jin-yang; Im, Yun-hyeok; Lee, Tae-koo, Stacked semiconductor module and method of manufacturing the same.
상세보기
Farnworth Warren M. ; Wood Alan G. ; Brooks Mike, Stacked semiconductor package and method of fabrication.
상세보기
Pedron, Jr., Serafin P., Stacked semiconductor package and method of manufacturing the same.
상세보기
Jichen Wu TW; Meng Ru Tsai TW; Nai Hua Yeh TW; Chen Pin Peng TW, Stacked structure of semiconductor means and method for manufacturing the same.
상세보기
St. Amand,Roger D.; Kim,InTae; Perelman,Vladimir, Stacked-die extension support structure and method thereof.
상세보기
Pu, Han-Ping; Lo, Randy H. Y.; Her, Tzong-Dar; Huang, Chien-Ping; Hsiao, Cheng-Shiu; Wu, Chi-Chuan, Stacked-die package structure.
상세보기
Ching-Cheng Huang TW; Mou-Shiung Lin TW; Jin-Yuan Lee TW, Structure of ceramic package with integrated passive devices.
상세보기
Wen Chuan Chen TW; Kuo Feng Peng TW; Jichen Wu TW; Chia Jung Chang TW, Structure of stacked integrated circuits.
상세보기
Hoffman, Paul Robert; Zoba, David Albert, Structures for improving heat dissipation in stacked semiconductor packages.
상세보기
Halahan, Patrick B., Structures having a substrate with a cavity and having an integrated circuit bonded to a contact pad located in the cavity.
상세보기
Rostoker Michael D. (Boulder Creek CA), Techniques for providing high I/O count connections to semiconductor dies.
상세보기
Distefano Thomas H., Thermally enhanced packaged semiconductor assemblies.
상세보기
Chen, Eing-Chieh; Lai, Cheng-Yuan; Tien, Tzu-Yi, Thermally-enhanced stacked-die ball grid array semiconductor package and method of fabricating the same.
상세보기
Eing-Chieh Chen TW; Cheng-Yuan Lai TW; Tzu-Yi Tien TW, Thermally-enhanced stacked-die ball grid array semiconductor package and method of fabricating the same.
상세보기
Hawke Robert E.,CAX ; Patel Atin J.,CAX ; Binapal Sukhminder S.,CAX ; Divita Charles,CAX ; McNeil Lynn,CAX ; Fletcher Thomas G.,CAX, Three dimensional packaging configuration for multi-chip module assembly.
상세보기
Lin Paul T. (Austin TX), Three-dimensional multi-chip pad array carrier.
상세보기
Massit Claude (Ismier FRX) Nicolas Grard (Voreppe FRX), Three-dimensional multichip module.
상세보기
Burns Carmen D. (Austin TX) Roane Jerry (Austin TX) Cady James W. (Austin TX), Ultra high density integrated circuit packages.
상세보기
Angiulli John M. (Lagrangeville NY) Kolankowsky Eugene S. (Wappingers Falls NY) Konian Richard R. (Poughkeepsie NY) Wu Leon L. (Hopewell Junction NY), Vertical chip mount memory package and method.
상세보기
Nomoto Ryuji,JPX ; Tsuji Kazuto,JPX ; Sato Mitsutaka,JPX ; Kasai Junichi,JPX, Wire bonding method, semiconductor device, capillary for wire bonding and ball bump forming method.
상세보기

이 특허를 인용한 특허 (8) 인용/피인용 타임라인 분석

Toyota, Yuji, Electronic component and method for manufacturing electronic component.
상세보기
Tsai, Tsung-Han; Tseng, Horng-Huei; Huang, Hsin-Chieh; Chou, Chun-Hao; Lee, Kuo-Cheng; Hsu, Yung-Lung; Cheng, Yun-Wei, High dielectric constant dielectric layer forming method, image sensor device, and manufacturing method thereof.
상세보기
Ko, WonJun; Song, Sungmin; Ju, Jong Wook; Yun, JaEun; Lee, Hye Ran, Integrated circuit packaging system with collapsed multi-integration package and method of manufacture thereof.
상세보기
England, Luke G.; Silvestri, Paul A.; Koopmans, Michel, Methods of fabricating semiconductor die assemblies.
상세보기
England, Luke G.; Silvestri, Paul A.; Koopmans, Michel, Semiconductor die assemblies and semiconductor devices including same.
상세보기
England, Luke G.; Silvestri, Paul A.; Koopmans, Michel, Semiconductor die assemblies, semiconductor devices including same, and methods of fabrication.
상세보기
England, Luke G.; Silvestri, Paul A.; Koopmans, Michel, Semiconductor die assemblies, semiconductor devices including same, and methods of fabrication.
상세보기
England, Luke G.; Silvestri, Paul A.; Koopmans, Michel, Semiconductor die assemblies, semiconductor devices including same, and methods of fabrication.
상세보기

활용도 분석정보

상세보기

다운로드

내보내기

활용도 Top5 특허

해당 특허가 속한 카테고리에서 활용도가 높은 상위 5개 콘텐츠를 보여줍니다.
더보기 버튼을 클릭하시면 더 많은 관련자료를 살펴볼 수 있습니다.

IPC	Description
A	생활필수품
A62	인명구조; 소방(사다리 E06C)
A62B	인명구조용의 기구, 장치 또는 방법(특히 의료용에 사용되는 밸브 A61M 39/00; 특히 물에서 쓰이는 인명구조 장치 또는 방법 B63C 9/00; 잠수장비 B63C 11/00; 특히 항공기에 쓰는 것, 예. 낙하산, 투출좌석 B64D; 특히 광산에서 쓰이는 구조장치 E21F 11/00)
A62B-1/08	.. 윈치 또는 풀리에 제동기구가 있는 것

내보내기 구분	파일저장 인쇄 메일전송
구성항목	기본정보 상세정보 관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표IPC 관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 공고번호, 공고일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표출원인, 출원인국적, 출원인주소, 발명자, 발명자E, 발명자코드, 발명자주소, 발명자 우편번호, 발명자국적, 대표IPC, IPC코드, 요약, 미국특허분류, 대리인주소, 대리인코드, 대리인(한글), 대리인(영문), 국제공개일자, 국제공개번호, 국제출원일자, 국제출원번호, 우선권, 우선권주장일, 우선권국가, 우선권출원번호, 원출원일자, 원출원번호, 지정국, Citing Patents, Cited Patents
저장형식	Text(ASCII format) Excel format PIAS분석(.xls)
메일정보	받는사람 (필수) @ 보내는사람 (선택) @ 제목 내용 KISTI 검색결과 이메일 서비스
안내	총 건의 자료가 검색되었습니다. 다운받으실 자료의 인덱스를 입력하세요. (1-10,000) 검색결과의 순서대로 최대 10,000건 까지 다운로드가 가능합니다. 데이타가 많을 경우 속도가 느려질 수 있습니다.(최대 2~3분 소요) 다운로드 파일은 UTF-8 형태로 저장됩니다. 파일의 내용이 제대로 보이지 않을실 때는 웹브라우저 상단의 보기 -> 인코딩 -> 자동선택 여부를 확인하십시오. ~ Text(ASCII format) Excel format

연합인증

[미국특허] Method of fabricating a semiconductor multipackage module including a processor and memory package assemblies 원문보기

초록 ▼

대표청구항 ▼

연구과제 타임라인

이 특허에 인용된 특허 (155) 인용/피인용 타임라인 분석

이 특허를 인용한 특허 (8) 인용/피인용 타임라인 분석

활용도 분석정보

활용도 Top5 특허

관련 콘텐츠

특허 원문 보기

IPC 상위 출원인

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

선택된 텍스트

연합인증

[미국특허] Method of fabricating a semiconductor multipackage module including a processor and memory package assemblies 원문보기

초록 ▼

대표청구항 ▼

연구과제 타임라인

전체(0) 논문(0) 특허(0) 보고서(0)

전체(0) 논문(0) 특허(0) 보고서(0)

이 특허에 인용된 특허 (155) 인용/피인용 타임라인 분석

이 특허를 인용한 특허 (8) 인용/피인용 타임라인 분석

활용도 분석정보

활용도 Top5 특허 더보기

관련 콘텐츠

특허 원문 보기

IPC 상위 출원인

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

선택된 텍스트

활용도 Top5 특허