[특허]Phase lock loop (PLL) with gain control

[미국특허] Phase lock loop (PLL) with gain control 원문보기

IPC분류정보
국가/구분	United States(US) Patent 등록
국제특허분류(IPC7판)	H03L-007/06
출원번호	UP-0127651 (2008-05-27)
등록번호	US-7786771 (2010-09-20)
발명자 / 주소	Tsai, Tsung-Hsien Hung, Tsung-Yang Chen, Chien-Hung Yuan, Min-Shueh
출원인 / 주소	Taiwan Semiconductor Manufacturing Company, Ltd.
대리인 / 주소	Slater & Matsil, L.L.P.
인용정보	피인용 횟수 : 11 인용 특허 : 22

초록 ▼

A Phase Lock Loop (PLL) with gain control is provided. The PLL has a dual-path configuration, where a first and a second VCO control voltage are generated in response to a phase or frequency difference between a PLL input signal and an output signal. The PLL comprises a dynamic voltage gain control (DVGC) unit and a voltage-to-current (V2I) unit, where the DVGC creates a baseline reference current in response to the first VCO control voltage and the V2I provides a substantially linear current in response to the second VCO control voltage. The currents from the DVGC and V2I are combined and fed into a current-controlled oscillator, which generates a PLL output frequency signal. Frequency gain of the VCO is substantially reduced, thus providing a PLL with improved tuning precision.

대표청구항 ▼

What is claimed is: 1. A phase lock loop (PLL) circuit comprising: a phase detector configured to generate a control signal representing a frequency difference between a PLL input signal and an output signal; a loop filter configured to generate first and second voltage signals in response to the control signal; and a voltage controlled oscillator (VCO) comprising a dynamic voltage gain control (DVGC) circuit, wherein the VCO is configured to modify a frequency of the output signal in response to the first and second voltage signals, and wherein the DVGC circuit is configured to provide an offset signal in response to a voltage amplitude of the first voltage signal. 2. The PLL circuit of claim 1 wherein the DVGC is configured to provide a first current signal as the offset signal to a reference node. 3. The PLL circuit of claim 2 wherein the VCO further comprises a voltage-to-current circuit configured to convert the second voltage signal to a second current signal, and to provide the second current signal to the reference node. 4. The PLL circuit of claim 3 wherein the VCO further comprises a current-controlled oscillator (CCO), the CCO configured to generate the output signal in response to a sum of the first and second current signals at the reference node. 5. The PLL circuit of claim 1 wherein the first and the second voltage signals are generated at first and second terminals, respectively, of a resistive device in the loop filter. 6. The PLL circuit of claim 3 wherein the first current signal has a lower gain than the second current signal in response to the control signal. 7. The PLL circuit of claim 1 wherein the loop filter is a low-pass filter, and the first voltage signal is extracted from a terminal connected to a large capacitance. 8. The PLL circuit of claim 1, wherein the offset signal comprises a first current, and wherein the VCO comprises: a voltage-to-current unit configured to generate a second current; wherein the first current varies insignificantly in response to the first voltage signal, and wherein the second current varies substantially linearly in response to the second voltage signal. 9. The PLL circuit of claim 8, wherein the VCO further comprises a current-controlled oscillator configured to generate the output signal that varies in response to a sum of the first and the second current signals. 10. The PLL circuit of claim 8 wherein the DVGC circuit comprises a voltage controlled resistor regulating the first current in response to the first voltage signal. 11. The PLL circuit of claim 8 wherein the first and the second voltage signals are extracted from first and second terminals, respectively, of one or more resistive devices in a circuit unit in front of the DVGC circuit. 12. The PLL circuit of claim 11 wherein the circuit unit is the loop filter. 13. A phase lock loop (PLL) comprising: a loop filter configured to provide a first and a second voltage signal in response to an input control voltage that is input into the loop filter; and a voltage controlled oscillator (VCO) configured to generate a PLL output frequency signal in response to the first voltage signal and the second voltage signal, wherein the input control voltage varies in response to a relative phase of a PLL input frequency signal and the PLL output frequency signal. 14. The PLL of claim 13 wherein the first voltage signal is extracted from a node coupled to the input control voltage, and wherein the second voltage signal is extracted from a node coupled to a large capacitance. 15. The PLL of claim 14 wherein the VCO comprises: a dynamic voltage gain control (DVGC) unit configured to generate a first current in response to the first voltage signal; and a voltage-to-current unit configured to generate a second current in response to the second voltage signal. 16. The PLL of claim 15 wherein the first current varies insignificantly, and wherein there is an offset output frequency signal when there is no frequency difference between the PLL input frequency signal and the PLL output frequency signal. 17. The PLL of claim 15 wherein the DVGC regulates the first current through a circuit comprising a voltage controlled resistor responding to the first voltage signal. 18. The PLL of claim 15 further comprising a current-controlled oscillator (CCO) configured to generate the output frequency signal in response to a sum of the first and the second current. 19. The PLL of claim 15 wherein the DVGC unit has a contact Gm configuration and comprises at least one operational amplifier.

이 특허에 인용된 특허 (22)

Chen,Ker Min, Boost-biased level shifter.
상세보기
Afghahi Morteza, Compact comparator.
상세보기
Colles Joseph H. (Vista CA), Comparator.
상세보기
Bellantoni, John Vincent, Configurable homodyne/heterodyne radio receiver and RFID reader employing same.
상세보기
Da Dalt, Nicola; Sandner, Christoph, Digital phase-locked loop.
상세보기
Perrott, Michael H.; Baird, Rex T.; Huang, Yunteng, Digitally-synthesized loop filter method and circuit particularly useful for a phase locked loop.
상세보기
Sander Wendell ; Sander Brian, Direct digital frequency synthesis enabling spur elimination.
상세보기
Jaussi, James E.; Casper, Bryan K., Dual-stage comparator unit.
상세보기
Afghahi Morteza ; He Yueming, High accuracy comparator.
상세보기
Crispie Finbarr J. (Sunnyvale CA) Rosseel Geert P. (Stanford CA), High speed differential comparator.
상세보기
Huq Ruquiya Ismat Ara (Plainsboro NJ) Dingwall Andrew Gordon Francis (Princeton NJ), Liquid crystal display driver with threshold voltage drift compensation.
상세보기
Sowlati,Tirdad; Youssoufian,Edward, Loop filter integration in phase-locked loops.
상세보기
Lu,Chih Wen; Xiao,Peter H., Low DC power rail-to-rail buffer amplifier for liquid crystal display application.
상세보기
Leong,Colin Wai Mun; Bal,Jagdeep Singh; Miller,Richard, Method and apparatus for a hybrid phase lock loop frequency synthesizer.
상세보기
Ishimaru Yoshiyuki (Itami JPX) Kiji Akio (Itami JPX), Microcomputer.
상세보기
Heller Norbert (Grefrath DEX) Hanndorf Klaus (Krefeld DEX) Stockschlager Alfons (Viersen DEX), Movable-window safety device.
상세보기
Wong,Wilson; Patel,Rakesh H.; Shumarayev,Sergey, Phase lock loop and method for operating the same.
상세보기
Brown, James E. C.; Sonntag, Jeffrey Lee, Phase locked loop with control voltage centering.
상세보기
Dosho,Shiro; Morie,Takashi; Okamoto,Kouji; Yamada,Yuji; Sogawa,Kazuaki, Phase-locked loop circuit.
상세보기
On,Au Yeung; Yong,Ding; Singh,Rajinder, Single-VCO CDR for TMDS data at gigabit rate.
상세보기
Zhu,Xiang; Qu,Ming, Switched capacitor ripple-smoothing filter.
상세보기
Thompson, Ian V., Synthesizer.
상세보기

이 특허를 인용한 특허 (11)

Liu, Shiue-Shin, Bias circuit and phase-locked loop circuit using the same.
상세보기
Morand, Cedric; Canard, David, Cancellation system for phase jumps at loop gain changes in fractional-N frequency synthesizers.
상세보기
Tsai, Tsung-Hsien; Chen, Chien-Hung; Yuan, Min-Shueh, Constant Gm circuit and methods.
상세보기
Cheng, Wei-Chuan; Shieh, Jiann-Chyi Sam, Dual-loop phase lock loop.
상세보기
Ainspan, Herschel A.; Ferriss, Mark A.; Friedman, Daniel J.; Rylyakov, Alexander V.; Tierno, Jose A., Hybrid phase-locked loop architectures.
상세보기
Li, Matt; Yuan, Min-Shueh; Chang, Chih-Hsien, PLL with oscillator PVT compensation.
상세보기
Chen, Chih-Hung, Phase lock loop circuit.
상세보기
Li, Matt; Yuan, Min-Shueh; Chang, Chih-Hsien, Phase lock loop, voltage controlled oscillator of the phase lock loop, and method of operating the voltage controlled oscillator.
상세보기
Chen, Chien-Hung; Chou, Mao-Hsuan; Tsai, Tsung-Hsien, Phase-locked loop start up circuit.
상세보기
Liu, Chih-Min, Voltage controlled oscillator with a large frequency range and a low gain.
상세보기
Liu, Chih-Min, Voltage controlled oscillator with a large frequency range and a low gain.
상세보기

활용도 분석정보

상세보기

다운로드

내보내기

활용도 Top5 특허

해당 특허가 속한 카테고리에서 활용도가 높은 상위 5개 콘텐츠를 보여줍니다.
더보기 버튼을 클릭하시면 더 많은 관련자료를 살펴볼 수 있습니다.

내보내기 메뉴

내보내기 구분

파일저장
인쇄
메일전송

구성항목

기본정보
상세정보

관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표IPC

저장형식

Text(ASCII format)
Excel format
PIAS분석(.xls)

메일정보

받는사람 (필수): @
보내는사람 (선택): @
제목
내용: KISTI 검색결과 이메일 서비스

안내

총 건의 자료가 검색되었습니다.

다운받으실 자료의 인덱스를 입력하세요. (1-10,000)

검색결과의 순서대로 최대 10,000건 까지 다운로드가 가능합니다.

데이타가 많을 경우 속도가 느려질 수 있습니다.(최대 2~3분 소요)

다운로드 파일은 UTF-8 형태로 저장됩니다.
파일의 내용이 제대로 보이지 않을실 때는 웹브라우저 상단의 보기 -> 인코딩 -> 자동선택 여부를 확인하십시오.

Text(ASCII format)
Excel format

AI-Helper ※ AI-Helper는 을 사용합니다.

AI-Helper

안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

IPC	Description
A	생활필수품
A62	인명구조; 소방(사다리 E06C)
A62B	인명구조용의 기구, 장치 또는 방법(특히 의료용에 사용되는 밸브 A61M 39/00; 특히 물에서 쓰이는 인명구조 장치 또는 방법 B63C 9/00; 잠수장비 B63C 11/00; 특히 항공기에 쓰는 것, 예. 낙하산, 투출좌석 B64D; 특히 광산에서 쓰이는 구조장치 E21F 11/00)
A62B-1/08	.. 윈치 또는 풀리에 제동기구가 있는 것

연합인증

[미국특허] Phase lock loop (PLL) with gain control 원문보기