Microchips with inner firewalls, faraday cages, and/or photovoltaic cells
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G06F-009/00
G06F-015/16
G06F-017/00
G06F-007/04
G06F-017/30
G06F-001/26
G06F-011/00
G06F-011/30
G06F-012/14
H04N-007/16
G08B-013/00
G08B-021/00
G08B-029/00
B41K-003/38
출원번호
UP-0802049
(2004-03-17)
등록번호
US-7805756
(2010-10-21)
발명자
/ 주소
Ellis, Frampton E
대리인 / 주소
DLA Piper LLP US
인용정보
피인용 횟수 :
38인용 특허 :
123
초록▼
A system comprising a personal computer configured to operate with another computer connected to a network of computers. The personal computer includes a microchip having a microprocessor with a control unit and at least two processing units, the control unit being configured to allow a user of the
A system comprising a personal computer configured to operate with another computer connected to a network of computers. The personal computer includes a microchip having a microprocessor with a control unit and at least two processing units, the control unit being configured to allow a user of the personal computer to control the two processing units, and the microchip including a power management component. The personal computer includes an internal firewall configured to allow and/or deny access to portions of the microchip both to the user of the personal computer and to a user of the microchip from the network of computers during a shared use of the microchip; and the internal firewall is configured to deny access to portions of the microchip from the network of computers.
대표청구항▼
The invention claimed is: 1. A computer that is configured for connection to a network including the Internet, comprising: a microchip including a microprocessor, said microprocessor including a master control unit and at least two processing units, the master control unit configured to control the
The invention claimed is: 1. A computer that is configured for connection to a network including the Internet, comprising: a microchip including a microprocessor, said microprocessor including a master control unit and at least two processing units, the master control unit configured to control the processing units; at least one Faraday Cage surrounding said microchip; said microchip further including at least on inner firewall, located between the master control unit and at least one processing unit, configured with hardware to make the master control unit and one of the processing units inaccessible from the network including the Internet when the computer is connected to the network including the Internet; and said at least one inner firewall is further configured in a manner that permits access by another computer in the network including the Internet to at least one of the processing units of the microprocessor for an operation with said another computer in the network including the Internet when the computer is connected to the network including the Internet. 2. The computer of claim 1, wherein said operation is parallel processing and/or multitasking. 3. The computer of claim 1, wherein the microchip is a personal computer and the master control unit is configured for receiving input from an individual user of the personal computer. 4. The computer of claim 1, wherein the computer is configured such that an individual computer user has preemptive control of use of the computer. 5. The computer of claim 1, wherein the master control unit includes a said processing unit. 6. The computer of claim 5, wherein an operating system of said computer includes at least two or more independent components, each component having its own inner firewall configured with hardware to make each said component inaccessible from the network including the internet when the computer is connected to the network including the internet. 7. The computer of claim 5, wherein said microchip further includes at least one special purpose microprocessor. 8. The computer of claim 5, wherein said microchip further includes a random access memory (RAM); an input; and an output. 9. The computer of claim 5, wherein said Faraday Cage is configured to shield against magnetic flux, including high frequency flux. 10. The computer of claim 5, wherein said Faraday Cage is a continuous structure without holes. 11. The computer of claim 5, wherein said microchip is surrounded by at least two Faraday Cages. 12. The computer of claim 5, wherein firewall is configurable by a user of said computer or by at least one authorized local network administrator. 13. The computer of claim 12, wherein a change in said configuration of said firewall is made, at least in part, by using field-programmable gate arrays (FPGA's). 14. The computer of claim 12, wherein a change in said configuration of said firewall involves a motherboard. 15. The computer of claim 12, wherein a change in said configuration of said firewall involves a manual switch. 16. The computer of claim 5, wherein said microchip further includes an inner Faraday cage that surrounds only a portion of said microchip. 17. The computer of claim 5, further including a volatile memory, said firewall is further configured to permit access to at least a portion of said volatile memory by the network including the Internet to provide a network-accessible portion of said volatile memory; and wherein said master control unit is configured to interrupt power to said network-accessible portion of said volatile memory in order to erase all files in said network-accessible portion of said volatile memory. 18. The computer of claim 5, further including a non-volatile memory, said firewall is further configured to permit access to at least a portion of said non-volatile memory by the network including the Internet to provide a network-accessible portion of said non-volatile memory; and wherein said master control unit is configured to overwrite all files in said network-accessible portion of said non-volatile memory to erase all files in said network-accessible portion of said non-volatile memory. 19. The computer of claim 5, wherein a personal computer system is contained on said microchip. 20. The computer of claim 19, wherein said microchip includes more than one said microprocessor. 21. The computer of claim 5, wherein said computer is an appliance that includes at least one of a handheld personal digital assistant, a telephone, a pager, a television, a game, a videotape player/recorder, a video camera, a compact disk (CD) player/recorder, a digital video disk (DVD) player/recorder, a radio, a camera, a printer, a fax machine, and an automobile. 22. The computer of claim 5, wherein said at least one inner firewall includes at least one hardware component; the at least one inner firewall being configured to allow and/or deny access to portions of the microchip both to a user of the computer and to a user of the microchip from the network including the Internet during a shared use of the microchip. 23. The computer of claim 22, wherein the shared use comprises shared file resources and/or message passing. 24. The personal computer of claim 22, wherein the shared use includes unauthorized shared use, including intrusion by hackers from outside the computer. 25. The computer of claim 5, wherein the master control unit includes a random access memory (RAM) that is configured to be inaccessible from the Internet when the computer is connected to the Internet. 26. The computer of claim 5, wherein the master control unit is further configured to control access to the computer by the network including the Internet for said operation when the computer is connected to the network including the Internet. 27. The computer of claim 5, wherein the master control unit is further configured to initiate, and control execution of, said operation with said at least one of the processing units of the microprocessor when the computer is connected to the network including the Internet. 28. The computer of claim 5, wherein the master control unit is further configured to permit execution of said operation as requested by said another computer with said at least one of the processing units of the microprocessor when the computer is connected to the network including the Internet. 29. The computer of claim 5, wherein the microprocessor is a general purpose microprocessor. 30. The computer of claim 1, wherein a wired connection to the computer includes one or more ferrite beads. 31. The computer of claim 1, wherein a wired connection to the computer is surrounded by a Faraday cage. 32. The computer of claim 1, wherein the computer includes an external antenna that includes one or more ferrite beads. 33. The computer of claim 1, wherein the computer is powered by one or more photovoltaic cells, one or more batteries, or one or more fuel cells, all of which are surrounded by Faraday cage. 34. The computer of claim 1, wherein the computer is powered by one or more batteries and said one or more batteries are configured to provide a connection to a power grid only when charging of said batteries is required. 35. The computer of claim 1, wherein the Faraday cage includes a heat sink. 36. A computer that is configured for connection to a network including the Internet, comprising: a microchip including a microprocessor, said microprocessor including a master control unit that is configured using hardware and firmware and including at least two processing units, the master control unit further configured to control the processing units; a Faraday Cage surrounding said microchip; said microchip including at least two inner firewalls; a first of said at least two inner firewalls is configured with hardware to make the master control unit and a first one of the processing units inaccessible from the network including the Internet when the computer is connected to the network including the Internet; and a second of said at least two inner firewalls, located between the master control unit and a second one of the at least two processing units, is configured with hardware to make the second one of the processing units of the microprocessor inaccessible from the network including the Internet when the computer is connected to the network including the Internet. 37. The personal computer of claim 36, wherein said at least one firewall includes at least one hardware component. 38. The computer of claim 36, wherein at least one of said at least two firewalls includes a software component. 39. The computer of claim 36, wherein at least one of said at least two firewalls includes a firmware component. 40. The computer of claim 36, wherein said computer is configured in a manner such that an operation with another computer from the network including the Internet is initiated by a user of said computer. 41. The computer of claim 36, wherein said computer is configured in a manner such that an operation with another computer from the network including the Internet is initiated by said another computer. 42. The computer of claim 36, wherein said computer is configured in a manner such that at least a part of said computer is idled by a user of said computer. 43. The computer of claim 36, wherein said second firewall denies access at least temporarily to said at least one processing unit by another computer from said network including the Internet. 44. The computer of claim 36, wherein said second firewall allows access at least temporarily to said processing unit by another computer from said network including the Internet during an operation with said another computer from the network including the Internet. 45. The computer of claim 36, wherein said network including the Internet includes at least a World Wide Web. 46. The computer of claim 36, wherein said computer is connected to said network including the Internet by a network connection that includes an optical fiber connected directly to said computer. 47. The computer of claim 36, wherein said computer is configured for a dense wave division multiplexing (DWDM) network connection. 48. The computer of claim 36, wherein said computer is configured to function as one of a master and a slave in an operation with another computer from the network including the Internet. 49. The computer of claim 36, wherein said another computer is a personal computer connected via a peer-to-peer connection to said computer. 50. The computer of claim 36, wherein said microchip has at least four or eight or 16 or 32 or 64 or 128 or 256 or 512 or 1024 processing units. 51. The computer of claim 36, wherein the master control unit includes a said processing unit. 52. The computer of claim 36, wherein the master control unit includes a random access memory (RAM) that is configured to be inaccessible from the Internet when the computer is connected to the Internet. 53. The computer of claim 52, wherein the random access memory (RAM) is non-volatile. 54. The computer of claim 36, wherein said Faraday Cage is a continuous structure without holes. 55. The computer of claim 36, wherein said microchip is surrounded by at least two Faraday Cages. 56. The computer of claim 36, wherein said microchip further includes an inner Faraday cage that surrounds only a portion of said microchip. 57. The computer of claim 36, wherein the microchip further includes a dynamic random access memory (DRAM) that is configured for connection to the Internet and for control by the master control unit. 58. The computer of claim 36, wherein said computer is configured for a connection. 59. The computer of claim 58, wherein said wireless connection connects said computer to said network including the Internet. 60. The computer of claim 36, wherein a part of an operating system of said computer includes at least two separate components, each component having its own said firewall. 61. The computer of claim 36, wherein an application program of said computer includes at least two separate components, each component having its own said firewall. 62. The computer of claim 36, wherein a part of an application program of said computer includes at least two separate components, each component having its own said firewall. 63. The computer of claim 36, wherein said Faraday Cage is configured to shield against magnetic flux including high frequency flux. 64. A computer that is configured for connection to a network including the Internet, comprising: a microchip including a microprocessor, at least two inner firewalls and at least two memory components, said microprocessor including a master control unit that is configured using hardware and firmware and including at least two processing units, the master control unit configured to control the processing units; a Faraday Cage surrounding said microchip; a first of at least two inner firewalls is configured with hardware to make the master control unit, a first of said at least two processing units and a first of said at least two memory components inaccessible from the network including the Internet when the computer is connected to the network including the Internet; and a second of said at least two inner firewalls, located between the master control unit and a second of said at least two processing units, is configured with hardware to make the second of said at least two processing units and a second of said at least two memory components inaccessible from the network including the Internet when the computer is connected to the network including the Internet. 65. The computer of claim 64, wherein said second of said at least two firewalls is configured to deny access by a user of said computer to said second of said at least two memory components of said computer during an operation with another computer from the network including the Internet. 66. The computer of claim 64, wherein said first of said at least two memory components is at least one hard drive device. 67. The computer of claim 64, wherein said first of said at least two memory components is at least one flash memory device. 68. The computer of claim 64, wherein said second of said at least two memory components is at least one flash memory device. 69. The computer of claim 64, wherein said second of said at least two memory components is at least one volatile random access memory (RAM) device. 70. The computer of claim 64, wherein said second of said at least two memory components is at least one hard drive device. 71. The computer of claim 64, wherein said second of said at least two memory components is at least one read-only memo (ROM). 72. The computer of claim 64, wherein said second of said at least two memory components is at least one read-only digital video disk drive (DVD-ROM) device. 73. The computer of claim 64, wherein said first of said at least two memory components includes a Basic Input Output System (BIOS). 74. The computer of claim 64, wherein the computer is configured so that a user of said computer retains preemptive control of at least said second memory component of said at least two memory components. 75. The computer of claim 64, wherein the computer is configured so that a user of said personal computer retains preemptive control of all components of said personal computer. 76. The computer of claim 64, wherein said computer is configured to functions as a master in an operation with another computer in the network including the Internet. 77. The computer of claim 64, wherein said computer is configured to functions as a slave in an operation with another computer in the network including the Internet. 78. The computer of claim 64, wherein said second of said at least two memory components is a volatile memory component. 79. The computer of claim 64, wherein said first of said at least two memory components is a non-volatile memory component. 80. The computer of claim 79, wherein said non-volatile memory component is at least one of a magnetic random access memory (MRAM) component or an ovonic unified memory microchip. 81. The computer of claim 64, wherein said second of said at least two memory components duplicates a first of said at least two memory components. 82. The computer of claim 64, wherein said first of said at least two memory components is a read and write memory component. 83. The computer of claim 64, wherein said second of said at least two memory components is a read-only memory component. 84. The computer of claim 64, wherein at least one of each of a hardware component, software file and firmware file has its own said firewall. 85. The computer of claim 64, wherein at least two of a hardware component, a software file, or a firmware file are grouped exclusively together inside at least one said firewall. 86. The computer of claim 64, wherein said Faraday Cage is a continuous structure without holes. 87. The computer of claim 64, wherein said microchip is surrounded by at least two Faraday Cages. 88. The computer of claim 64, wherein said microchip includes an inner Faraday cage that surrounds only a portion of said microchip. 89. The computer of claim 64, wherein said Faraday Cage is configured to shield against magnetic flux including high frequency flux. 90. A computer that is configured for connection to a network including the Internet, comprising: a microchip including a microprocessor, at least two inner firewalls and at least two memory components, said microprocessor including a master control unit that is configured using hardware and firmware and including at least two processing units, the master control unit configured to control the processing units; a Faraday Cage surrounding said microchip; a first of said at least two inner firewalls is configured with hardware to make the master control unit, one of the processing units, and a first of said at least two memory components inaccessible from the network including the Internet when the computer is connected to the network including the Internet; and a second of said at least two inner firewalls, located between the master control unit and a second of said at least two memory components, is configured with hardware to make the second of said at least two memory components inaccessible from the network including the Internet when the computer is connected to the network including the Internet. 91. A computer that is configured for connection to a network including the Internet, comprising: a microchip including a microprocessor, including a master control unit that is configured using hardware and firmware, at least two processing units and at least one inner firewall, the master control unit configured to control the processing units; at least one photovoltaic cell located on said microchip; and said at least one inner firewall, located between the master control unit and one of the processing units, is configured with hardware to make the master control unit and one of the processing units inaccessible from the network including the Internet when the computer is connected to the network including the Internet. 92. The computer of claim 91, wherein the at least one inner firewall is further configured in a manner that permits access by another computer in the network including the Internet to at least one of the processing units for an operation with said another computer in the network including the Internet when the computer is connected to the network including the Internet. 93. A computer that is configured for connection to a network including the Internet, comprising: a microchip including a microprocessor, including a master control unit that is configured using hardware and firmware, at least two processing units and at least one inner firewall, the master control unit configured to control the processing units; at least one photovoltaic cell located on said microchip; and a Faraday Cage surrounding said microchip; wherein said at least one firewall, located between the master control unit and one of the processing units, is configured with hardware to make the master control unit and one of the processing units inaccessible from the network including the Internet when the computer is connected to the network including the Internet. 94. The computer of claim 93, wherein the at least one inner firewall is further configured in a manner that permits access by another computer in the network including the Internet to at least one of the processing units for an operation with said another computer in the network including the Internet when the computer is connected to the network including the Internet.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (123)
Nielsen Keith E. (Redondo Beach CA), Active energy control for diode pumped laser systems using pulsewidth modulation.
Benkeser Donald E. (Naperville IL) Cyr Joseph B. (Aurora IL) Greenberg Albert G. (Millburn NJ) Wright Paul E. (Basking Ridge NJ), Adaptive job scheduling for multiprocessing systems with master and slave processors executing tasks with opposite antic.
Bonneau ; Jr. Walt C. (Missouri City TX) Guttag Karl (Missouri City TX) Gove Robert (Dallas TX), Architecture of a chip having multiple processors and multiple memories.
Russell David S. (Minneapolis MN) Fischer Larry G. (Waseca MN) Wala Philip M. (Waseca MN) Ratliff Charles R. (Crystal Lake IL) Brennan Jeffrey (Waseca MN), Cellular communications system with centralized base stations and distributed antenna units.
Naedel Richard G. (Rockville MD) Harris David B. (Columbia MD) Uehling Mark (Bowie MD), Chassis and personal computer for severe environment embedded applications.
Berkowitz David B. (Palo Alto CA) Hao Ming C. (Los Altos CA) Lieu Hung C. (Santa Clara CA) Snow Franklin D. (Saratoga CA), Collaborative computing system using pseudo server process to allow input from different server processes individually a.
Sumimoto Shinji (Kawasaki JPX), Computer resource distributing method and system for distributing a multiplicity of processes to a plurality of computer.
Passera Anthony ; Thorp John R. ; Beckerle Michael J. ; Zyszkowski Edward S. A., Computer system and computerized method for partitioning data for parallel processing.
Jones Oliver (Andover MA) Deshon Mary (Winthrop MA) Ericsson Staffan (Brookline MA) Flach James (Cave Creek AZ), Computer teleconferencing method and apparatus.
Glick James A. (Granite Shoals TX) Graczyk Ronald B. (Round Rock TX) Nurick Albert F. (Austin TX) Fraley Brittain D. (Austin TX), Computing and multimedia entertainment system.
Rosenberry Steven (Reading PA), Dynamic fault-tolerant parallel processing system for performing an application function with increased efficiency using.
Pian Chao-Kuang (Anaheim CA) Habereder Hans L. (Orange CA), Dynamic task allocation in a multi-processor system employing distributed control processors and distributed arithmetic.
Pezeshki Bardia (Huntington Beach CA) Harris ; Jr. James S. (Stanford CA), Electrostatically tunable optical device and optical interconnect for processors.
Nguyen Tam M. (Valhalla NY) Rana Deepak (Yorktown Heights NY) Ruiz Antonio (Yorktown Heights NY) Willner Barry E. (Briarcliff Manor NY), Hybrid digital/analog multimedia hub with dynamically allocated/released channels for video processing and distribution.
Guy Charles B. (Hillsboro OR) Cadambi Sudarshan B. (Beaverton OR) Gutmann Michael J. (Portland OR) Bhasker Narjala (Portland OR) Trethewey Jim R. (Beaverton OR) McArdle Brian J. (Beaverton OR), Interrupt distribution scheme for a computer bus.
Wade Jon P. ; Cassiday Daniel R. ; Lordi Robert D. ; Steele ; Jr. Guy Lewis ; St. Pierre Margaret A. ; Wong-Chan Monica C. ; Abuhamdeh Zahi S. ; Douglas David C. ; Ganmukhi Mahesh N. ; Hill Jeffrey V, Massively parallel computer including auxiliary vector processor.
Kessler Richard E. ; Oberlin Steven M. ; Scott Steven L., Massively parallel processing system using two data paths: one connecting router circuit to the interconnect network an.
Ault Donald Fred ; Bender Ernest Scott ; Spiegel Michael Gary, Method and apparatus for creating a security environment for a user task in a client/server system.
Kisor Greg, Method and system including a central computer that assigns tasks to idle workstations using availability schedules and computational capabilities.
Rausch Dieter (Karlsruhe DEX), Method for preventing an overload when starting a multicomputer system and multicomputer system for carrying out said me.
Shorter David U. (Lewisville TX), Method for scheduling execution of distributed application programs at preset times in an SNA LU 6.2 network environment.
Harris Jonathan P. (Littleton MA) Leibholz Daniel (Watertown MA) Miller Brad (Westborough MA), Method of dynamically allocating processors in a massively parallel processing system.
Barker Thomas Norman ; Collins Clive Allan ; Dapp Michael Charles ; Dieffenderfer James Warren ; Knowles Billy Jack ; Rolfe David Bruce, N-dimensional modified hypercube.
Hodge Winston W. (Yorba Linda CA) Taylor Lawrence E. (Anaheim CA), Near-video-on-demand digital video distribution system utilizing asymmetric digital subscriber lines.
Georgiou,Christos J.; Gregurick,Victor L.; Nair,Indira; Salapura,Valentina, Network processor system on chip with bridge coupling protocol converting multiprocessor macro core local bus to peripheral interfaces coupled system bus.
Hinsley Christopher Andrew,GBX, Operating system for use with computer networks incorporating one or more data processors linked together for parallel p.
Chin Danny (Robbinsville NJ) Sauer Donald J. (Allentown NJ) Meyerhofer Dietrich (Princeton NJ) Katsuki Kazuo (Hyogo JPX), Parallel digital processing system using optical interconnection between control sections and data processing sections.
Beatty Harry J. (Clinton Corners NY) Elmendorf Peter C. (Kingston NY) Gillis Roland R. (Ulster Park NY) Pramanick Ira (Wappingers Falls NY), Parallel execution of a complex task partitioned into a plurality of entities.
Beatty Harry John ; Elmendorf Peter Claude ; Gillis Roland Roberto ; Pramanick Ira, Parallel execution of a complex task partitioned into a plurality of entities.
Bahr James E. (Rochester MN) Corrigan Michael J. (Rochester MN) Knipfer Diane L. (Rochester MN) McMahon Lynn A. (Rochester MN) Metzger Charlotte B. (Elgin MN), Process for dispatching tasks among multiple information processors.
Nelson Darul J. ; Noval James V. ; Suarez Ricardo E. ; Aghazadeh Mostafa A., Processor card assembly including a heat sink attachment plate and an EMI/ESD shielding cage.
Gregerson Daniel P. ; Farrell David R. ; Gaitonde Sunil S. ; Ahuja Ratinder P. ; Ramakrishnan Krish ; Shafiq Muhammad ; Wallis Ian F., Scalable distributed computing environment.
Ohta Hiroyuki,JPX ; Miura Hideo,JPX ; Usami Mitsuo,JPX ; Kametani Masatsugu,JPX ; Zen Munetoshi,JPX ; Okamoto Noriaki,JPX, Semiconductor device having plural chips with the sides of the chips in face-to-face contact with each other in the same.
Danahy John J. ; Kinney Daryl F. ; Pulsinelli Gary S. ; Rose Lawrence J. ; Kumar Navaneet, Service-centric monitoring system and method for monitoring of distributed services in a computing network.
Teper Jeffrey A. ; Koneru Sudheer ; Mangione Gordon ; Balaz Rudolph ; Contorer Aaron M. ; Chao Lucy, System and method for providing trusted brokering services over a distributed network.
Chasek Norman E. (24 Briar Brae Rd. Stamford CT 06903), System for developing real time economic incentives to encourage efficient use of the resources of a regulated electric.
Leclercq Thierry (Paris FRX) Sallio Patrick (Thorigne-Fouillard FRX), System for management of the usage of data consultations in a telecommunication network.
Choquier Philippe,FRX ; Peyroux Jean-Francios ; Griffin William J., System for on-line service in which gateway computer uses service map which includes loading condition of servers broad.
Padgaonkar Ajay J. (Phoenix AZ) Mitra Sumit K. (Tempe AZ), System for single cycle transfer of unmodified data to a next sequentially higher address in a semiconductor memory.
Kraft Reiner ; Lu Qi ; Wisebond Marat, Task distribution processing system and the method for subscribing computers to perform computing tasks during idle time.
Ellis, Frampton E., Computer or microchip with a secure control bus connecting a central controller to volatile RAM and the volatile RAM to a network-connected microprocessor.
Ellis, Frampton E., Computer or microchip with a secure system BIOS and a secure control bus connecting a central controller to many network-connected microprocessors and volatile RAM.
Ellis, Frampton E., Computers and microchips with a faraday cage, with a side protected by an internal hardware firewall and unprotected side connected to the internet for network operations, and with internal hardware compartments.
Ellis, III, Frampton E., Computers and microchips with a side protected by an internal hardware firewall and an unprotected side connected to a network.
Ellis, III, Frampton Erroll, Computers and microchips with a side protected by an internal hardware firewall and an unprotected side connected to a network.
Ellis, III, Frampton E., Computers or microchips with a hardware side protected by a primary internal hardware firewall leaving an unprotected hardware side connected to a network, and with multiple internal hardware compartments protected by multiple secondary interior hardware firewalls.
Ellis, Frampton E., Computers or microchips with a primary internal hardware firewall and with multiple internal harware compartments protected by multiple secondary interior hardware firewalls.
Duffus, James S.; Steeb, Curt Andrew; Phillips, Thomas G.; Herold, Jeffrey Alan; Poole, William; Westerinen, William J.; Hall, Martin H., Hardware-based computer theft deterrence.
Ellis, Frampton E., Method of securely controlling through one or more separate private networks an internet-connected computer having one or more hardware-based inner firewalls or access barriers.
Ellis, Frampton E., Methods of securely controlling through one or more separate private networks an internet-connected computer having one or more hardware-based inner firewalls or access barriers.
Ellis, III, Frampton E., Microchips with an internal hardware firewall protected portion and a network portion with microprocessors which execute shared processing operations with the network.
Ellis, III, Frampton E., Microchips with an internal hardware firewall that by its location leaves unprotected microprocessors or processing units which performs processing with a network.
Ellis, Frampton E., Personal computer, smartphone, tablet, or server with a buffer zone without circuitry forming a boundary separating zones with circuitry.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.