Thin film semiconductor device and its manufacturing method
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-029/15
H01L-027/12
출원번호
UP-0121852
(2008-05-16)
등록번호
US-7812351
(2010-11-01)
우선권정보
JP-8-061891(1996-02-23); JP-8-061892(1996-02-23)
발명자
/ 주소
Yamazaki, Shunpei
Miyanaga, Akiharu
Koyama, Jun
Fukunaga, Takeshi
출원인 / 주소
Semiconductor Energy Laboratory Co., Ltd.
대리인 / 주소
Fish & Richardson P.C.
인용정보
피인용 횟수 :
4인용 특허 :
197
초록▼
A semiconductor thin film is formed having a lateral growth region which is a collection of columnar or needle-like crystals extending generally parallel with a substrate. The semiconductor thin film is illuminated with laser light or strong light having equivalent energy. As a result, adjacent colu
A semiconductor thin film is formed having a lateral growth region which is a collection of columnar or needle-like crystals extending generally parallel with a substrate. The semiconductor thin film is illuminated with laser light or strong light having equivalent energy. As a result, adjacent columnar or needle-like crystals are joined together to form a region having substantially no grain boundaries, i.e., a monodomain region which can substantially be regarded as a single crystal. A semiconductor device is formed by using the monodomain region as an active layer.
대표청구항▼
What is claimed is: 1. A semiconductor device comprising: an insulating film over a substrate; a semiconductor layer over the insulating film, wherein the semiconductor layer comprises a source region, a drain region, an LDD region and a channel forming region, wherein the source region and the dra
What is claimed is: 1. A semiconductor device comprising: an insulating film over a substrate; a semiconductor layer over the insulating film, wherein the semiconductor layer comprises a source region, a drain region, an LDD region and a channel forming region, wherein the source region and the drain region comprise a metal silicide; a gate insulating film over the semiconductor layer; a first conductive layer comprising a polysilicon film formed over the gate insulating film; a second conductive layer comprising a metal silicide formed on the first conductive layer; and a side wall insulating film on a side surface of the first and second conductive layers, wherein the semiconductor layer includes columnar or needle-like crystals, wherein the semiconductor layer has a thickness within a range from 150 Å to 450 Å, wherein a height of asperities of the insulating film is less than 30 Å, wherein the gate insulating film is over the LDD region, and wherein the semiconductor device is a static random access memory. 2. The semiconductor device according to claim 1, wherein the insulating film is a silicon oxide film. 3. The semiconductor device according to claim 1, wherein the substrate is a glass substrate. 4. The semiconductor device according to claim 1, wherein the side wall insulating film is a silicon nitride film. 5. The semiconductor device according to claim 1, wherein the side wall insulating film is a silicon oxide film. 6. A semiconductor device comprising: an insulating film over a substrate; a semiconductor layer over the insulating film, wherein the semiconductor layer comprises a source region, a drain region, an LDD region and a channel forming region, wherein the source region and the drain region comprise a metal silicide; a gate insulating film over the semiconductor layer; a first conductive layer comprising a polysilicon film formed over the gate insulating film; a second conductive layer comprising a metal silicide formed on the first conductive layer; a side wall insulating film on a side surface of the first and second conductive layers; an interlayer insulating film over the first and second conductive layers; a first wiring formed over the interlayer insulating film and electrically connected to the source region through a first contact hall formed in the interlayer insulating film; a second wiring formed over the interlayer insulating film and electrically connected to the drain region through a second contact hall formed in the interlayer insulating film; and a third wiring formed over the interlayer insulating film and electrically connected to the second conductive layer through a third contact hall formed in the interlayer insulating film, wherein the semiconductor layer includes columnar or needle-like crystals, wherein the semiconductor layer has a thickness within a range from 150 Å to 450 Å, wherein a height of asperities of the insulating film is less than 30 Å, and wherein the gate insulating film is over the LDD region. 7. The semiconductor device according to claim 6, wherein the insulating film is a silicon oxide film. 8. The semiconductor device according to claim 6, wherein the substrate is a glass substrate. 9. The semiconductor device according to claim 6, wherein the side wall insulating film is a silicon nitride film. 10. The semiconductor device according to claim 6, wherein the side wall insulating film is a silicon oxide film. 11. The semiconductor device according to claim 6, wherein the interlayer insulating film is a silicon oxide film. 12. The device of claim 6, wherein the interlayer insulating film is on and in contact with the second conductive layer. 13. The device of claim 6, wherein the semiconductor device is a static random access memory. 14. An electronic device comprising the semiconductor device according to claim 6, wherein the electronic device is selected from the group consisting of a TV camera, a head-mount display, a car navigation, a projection display, a video camera, a personal computer, and a cellular telephone. 15. A semiconductor device comprising: an insulating film over a substrate; a semiconductor layer over the insulating film, wherein the semiconductor layer comprises a source region, a drain region, an LDD region and a channel forming region, wherein the source region and the drain region comprise a metal silicide; a gate insulating film over the semiconductor layer; a gate electrode over the gate insulating film; and a side wall insulating film on a side surface of the gate electrode, wherein the gate electrode comprises a polysilicon film, wherein an upper portion of the gate electrode is a metal silicide, wherein the semiconductor layer includes columnar or needle-like crystals, wherein the semiconductor layer has a thickness within a range from 150 Å to 450 Å, wherein a height of asperities of the insulating film is less than 30 Å, and wherein the gate insulating film is over the LDD region. 16. The semiconductor device according to claim 15, further comprising an interlayer insulating film formed on and in contact with the gate electrode. 17. The semiconductor device according to claim 15, wherein the LDD region is located under the side wall. 18. The semiconductor device according to claim 15, wherein a length of the LDD region is substantially equal to a length of the sidewall. 19. The device of claim 15, wherein the semiconductor device is a static random access memory. 20. An electronic device comprising the semiconductor device according to claim 15, wherein the electronic device is selected from the group consisting of a TV camera, a head-mount display, a car navigation, a projection display, a video camera, a personal computer, and a cellular telephone.
Lehner ; Gerald J. ; Banka ; Eugene F., Apparatus for reducing the number of undetected errors read along the length of a binary information bearing medium.
Kovar ; Jiri ; Kafunek ; Pavel ; Reichel ; Pavel ; Pokorny ; Oldrich ; Pe llant ; Michal ; Kratina ; Jindrich ; Zuna ; Jaroslav, Arrangement for adjustably urging a semi-conductive element against a heat sink.
Grudowski ; Raymond A. ; Struger ; Odo J., Asynchronous coupling of data between a word-oriented I/O module and the memory of a programmable controller.
Mizutani Hidemasa (Sagamihara JPX) Koizumi Toru (Machida JPX), Diode and semiconductor device having a controlled intrinsic or low impurity concentration region between opposite condu.
Adler Eric (Jericho VT) Kulkarni Subhash Balakrishna (Peekskill NY) Mann Randy William (Jericho VT) Rausch Werner Alois (Stormville NY) Ternullo ; Jr. Luigi (Colchester VT), Field effect transistor having contact layer of transistor gate electrode material.
Liu Gang (State College PA) Kakkad Ramesh H. (State College PA) Fonash Stephen J. (State College PA), Low temperature crystallization and pattering of amorphous silicon films.
Fonash Stephen J. (State College PA) Liu Gang (Sunnyvale CA), Low temperature crystallization and patterning of amorphous silicon films on electrically insulating substrates.
Hongyong Zhang JP; Hideto Ohnuma JP; Yasuhiko Takemura JP, METHODOLOGY FOR PRODUCING THIN FILM SEMICONDUCTOR DEVICES BY CRYSTALLIZING AN AMORPHOUS FILM WITH CRYSTALLIZATION PROMOTING MATERIAL, PATTERNING THE CRYSTALLIZED FILM, AND THEN INCREASING THE CRYSTAL.
Ohtani Hisashi (Kanagawa JPX) Adachi Hiroki (Kanagawa JPX) Miyanaga Akiharu (Kanagawa JPX) Takayama Toru (Kanagawa JPX), Method for manufacturing a thin film transistor using catalyst elements to promote crystallization.
Funai Takashi (Tenri JPX) Makita Naoki (Nara JPX) Yamamoto Yoshitaka (Yamatokoriyama JPX) Morita Tatsuo (Soraku-gun JPX), Method for producing crystalline semiconductor film having reduced concentration of catalyst elements for crystallizatio.
Zhang Hongyong (Kanagawa JPX) Teramoto Satoshi (Kanagawa JPX), Method of fabricating a thin film transistor using a nickel silicide layer to promote crystallization of the amorphous s.
Takayama Toru (Kanagawa JPX) Takemura Yasuhiko (Kanagawa JPX), Method of making semiconductor device/circuit having at least partially crystallized semiconductor layer.
Yamazaki Shunpei,JPX ; Arai Yasuyuki,JPX ; Teramoto Satoshi,JPX, Method of manufacturing a semiconductor device using a metal which promotes crystallization of silicon and substrate bo.
Zhang Hognyong (Kanagawa JPX) Uochi Hideki (Kanagawa JPX) Takayama Toru (Kanagawa JPX) Takemura Yasuhiko (Kanagawa JPX), Method of removing a catalyst substance from the channel region of a TFT after crystallization.
Tang Thomas E. (Dallas TX) Wei Che-Chia (Plano TX) Haken Roger A. (Richardson TX) Holloway Thomas C. (Dallas TX) Bell David A. (Dallas TX), Oxide-capped titanium silicide formation.
Takayama Toru,JPX ; Takemura Yasuhiko,JPX ; Zhang Hongyong,JPX ; Yamazaki Shunpei,JPX, Process for fabricating semiconductor and process for fabricating semiconductor device.
Yuzurihara Hiroshi (Isehara JPX) Miyawaki Mamoru (Tokyo JPX) Ishizaki Akira (Atsugi JPX) Momma Genzo (Hiratsuka JPX) Kochi Tetsunobu (Hiratsuka JPX), Process for manufacturing a semiconductor device by applying a non-single-crystalline material on a sidewall inside of a.
Takayama Toru (Kanagawa JPX) Zhang Hongyong (Kanagawa JPX) Takemura Yasuhiko (Kanagawa JPX), Process of fabricating a semiconductor device in which one portion of an amorphous silicon film is thermally crystallize.
Rose ; Frederick A. ; Nord ; Russell H. ; Lidicker ; Roger E., Programmed calculating input signal module for waveform measuring and analyzing instrument.
Miyanaga Akiharu,JPX ; Ohtani Hisashi,JPX ; Takemura Yasuhiko,JPX, Semiconductor device formed using a catalyst element capable of promoting crystallization.
Takemura Yasuhiko (Kanagawa JPX), Semiconductor device having a crystallized silicon thin film in which the crystallization direction is oriented either v.
Takemura Yasuhiko (Kanagawa JPX), Semiconductor device having transistors with different orientations of crystal channel growth with respect to current ca.
Zhang Hongyong (Yamato JPX) Takayama Toru (Yokohama JPX) Takemura Yasuhiko (Atsugi JPX) Miyanaga Akiharu (Hadano JPX), Semiconductor device including a plurality of thin film transistors at least some of which have a crystalline silicon fi.
Kousai Takamasa,JPX ; Makita Naoki,JPX ; Takayama Toru,JPX, Semiconductor device method for producing the same and liquid crystal display including the same.
Yamazaki Shunpei,JPX ; Miyanaga Akiharu,JPX ; Mitsuki Toru,JPX ; Ohtani Hisashi,JPX, Semiconductor device with rod like crystals and a recessed insulation layer.
Yamazaki Shunpei,JPX ; Miyanaga Akiharu,JPX ; Teramoto Satoshi,JPX, Semiconductor material, a semiconductor device using the same, and a manufacturing method thereof.
Chang Ko-Min ; Morton Bruce L. ; Kuo Clinton C. K. ; Witek Keith E. ; Cooper Kent J., Static random access memory cell having a thin film transistor (TFT) pass gate connection to a bit line.
Shunpei Yamazaki JP; Akiharu Miyanaga JP; Jun Koyama JP; Takeshi Fukunaga JP, Thin film semiconductor and method for manufacturing the same, semiconductor device and method for manufacturing the same.
Yamazaki Shunpei,JPX ; Miyanaga Akiharu,JPX ; Koyama Jun,JPX ; Fukunaga Takeshi,JPX, Thin film semiconductor and method for manufacturing the same, semiconductor device and method for manufacturing the same.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.