Method of manufacturing a semiconductor device
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-027/108
H01L-029/94
출원번호
UP-0978586
(2007-10-30)
등록번호
US-7834398
(2011-01-16)
우선권정보
JP-10-174482(1998-06-22)
발명자
/ 주소
Yamazaki, Shunpei
출원인 / 주소
Semiconductor Energy Laboratory Co., Ltd.
대리인 / 주소
Robinson, Eric J.
인용정보
피인용 횟수 :
17인용 특허 :
167
초록▼
There is provided a method of removing trap levels and defects, which are caused by stress, from a single crystal silicon thin film formed by an SOI technique. First, a single crystal silicon film is formed by using a typical bonding SOI technique such as Smart-Cut or ELTRAN. Next, the single crysta
There is provided a method of removing trap levels and defects, which are caused by stress, from a single crystal silicon thin film formed by an SOI technique. First, a single crystal silicon film is formed by using a typical bonding SOI technique such as Smart-Cut or ELTRAN. Next, the single crystal silicon thin film is patterned to form an island-like silicon layer, and then, a thermal oxidation treatment is carried out in an oxidizing atmosphere containing a halogen element, so that an island-like silicon layer in which the trap levels and the defects are removed is obtained.
대표청구항▼
What is claimed is: 1. A microprocessor comprising an integrated circuit including an N-channel transistor and a P-channel transistor, at least one of the N-channel transistor and the P-channel transistor comprising: an island-like single crystalline semiconductor layer over a silicon substrate wit
What is claimed is: 1. A microprocessor comprising an integrated circuit including an N-channel transistor and a P-channel transistor, at least one of the N-channel transistor and the P-channel transistor comprising: an island-like single crystalline semiconductor layer over a silicon substrate with a bonded interface interposed between the island-like single crystalline semiconductor layer and the silicon substrate, the island-like single crystalline semiconductor layer comprising part of a single crystalline silicon substrate different from the silicon substrate and having at least a channel formation region and source and drain regions; an insulating film formed on the island-like single crystalline semiconductor layer; a gate electrode comprising poly silicon formed over the channel formation region with the insulating film interposed therebetween; side walls formed adjacent to side surfaces of the gate electrode; and an interlayer insulating film comprising silicon nitride formed over at least one of the N-channel transistor and the P-channel transistor, wherein a top face of the island-like single crystalline semiconductor layer under the gate electrode is thermally oxidized to form the insulating film, wherein a bottom face of the island-like single crystalline semiconductor layer is thermally oxidized to form a silicon oxide layer in contact with the bottom face, wherein each of the source and drain regions includes at least a portion that extends through an entire thickness of the island-like single crystalline semiconductor layer such that the source and drain regions contact the silicon oxide layer, and wherein an upper portion of the gate electrode and upper portions of the source and drain regions comprise a metal silicide. 2. The microprocessor according to claim 1 wherein the microprocessor is a RISC processor. 3. The microprocessor according to claim 1 wherein the microprocessor is an ASIC processor. 4. The microprocessor according to claim 1 further comprising a CPU core, a RAM, a clock controller, a cache memory, a cache controller, a serial interface and an I/O port. 5. The microprocessor according to claim 1 wherein the metal silicide is cobalt silicide. 6. The microprocessor according to claim 1 wherein the island-like single crystalline semiconductor layer is hydrogenated. 7. The microprocessor according to claim 1 wherein the source and drain regions are in contact with the silicon oxide layer. 8. The microprocessor according to claim 1 wherein the silicon oxide layer is 0.05 to 0.5 μm thick. 9. The microprocessor according to claim 1 wherein the side walls contact side surfaces of the gate electrode and the insulating film. 10. The microprocessor according to claim 1 wherein the silicon oxide layer contains a halogen. 11. The microprocessor according to claim 10 wherein the halogen is chlorine or fluorine. 12. The microprocessor device according to claim 1 wherein the maximum of the thickness of the island-like single crystalline semiconductor layer is 50 nm or lower. 13. A microprocessor comprising an integrated circuit including an N-channel transistor, the N-channel transistor comprising: an island-like single crystalline semiconductor layer over a silicon substrate with a bonded interface interposed therebetween, the island-like single crystalline semiconductor layer comprising part of a single crystalline silicon substrate different from the silicon substrate and having at least a channel formation region, source and drain regions, and LDD regions; an insulating film formed on the island-like single crystalline semiconductor layer; a gate electrode comprising poly silicon formed over the channel formation region with the insulating film interposed therebetween; side walls formed adjacent to side surfaces of the gate electrode wherein the LDD regions are located below the side walls with the insulating film interposed therebetween; and an interlayer insulating film comprising silicon nitride formed over the N-channel transistor, wherein a top face of the island-like single crystalline semiconductor layer under the gate electrode is thermally oxidized to form the insulating film, wherein a bottom face of the island-like single crystalline semiconductor layer is thermally oxidized to form a silicon oxide layer in contact with the bottom face, wherein each of the source and drain regions includes at least a portion that extends through an entire thickness of the island-like single crystalline semiconductor layer such that the source and drain regions contact the silicon oxide layer, and wherein an upper portion of the gate electrode and upper portions of the source and drain regions comprise a metal silicide. 14. The microprocessor according to claim 13 wherein the microprocessor is a RISC processor. 15. The microprocessor according to claim 13 wherein the microprocessor is an ASIC processor. 16. The microprocessor according to claim 13 further comprising a CPU core, a RAM, a clock controller, a cache memory, a cache controller, a serial interface and an I/O port. 17. The microprocessor according to claim 13 wherein the metal silicide is cobalt silicide. 18. The microprocessor according to claim 13 wherein the island-like single crystalline semiconductor layer is hydrogenated. 19. The microprocessor according to claim 13 wherein the source and drain regions are in contact with the silicon oxide layer. 20. The microprocessor according to claim 13 wherein the silicon oxide layer is 0.05 to 0.5 μm thick. 21. The microprocessor according to claim 13 wherein the side walls contact side surfaces of the gate electrode and the insulating film. 22. The microprocessor according to claim 13 wherein the LDD regions are in contact with the silicon oxide layer. 23. The microprocessor according to claim 13 wherein the silicon oxide layer contains a halogen. 24. The microprocessor according to claim 23 wherein the halogen is chlorine or fluorine. 25. The microprocessor device according to claim 13 wherein the maximum of the thickness of the island-like single crystalline semiconductor layer is 50 nm or lower. 26. A microprocessor comprising an integrated circuit including an N-channel transistor and a P-channel transistor, at least one of the N-channel transistor and the P-channel transistor comprising: an island-like single crystalline semiconductor layer formed on a silicon oxide layer on a silicon substrate with a bonded interface interposed therebetween, the island-like single crystalline semiconductor layer comprising part of a single crystalline silicon substrate different from the silicon substrate and having at least a channel formation region and source and drain regions; an insulating film formed on the island-like single crystalline semiconductor layer; a gate electrode formed over the channel formation region with the insulating film interposed therebetween; side walls formed adjacent to side surfaces of the gate electrode wherein the side walls are in contact with an upper surface of the insulating film; and an interlayer insulating film comprising silicon nitride formed over at least one of the N-channel transistor and the P-channel transistor, wherein a top face of the island-like single crystalline semiconductor layer under the gate electrode is thermally oxidized to form the insulating film, wherein a bottom face of the island-like single crystalline semiconductor layer is thermally oxidized to form a silicon oxide layer in contact with the bottom face, wherein each of the source and drain regions includes at least a portion that extends through an entire thickness of the island-like single crystalline semiconductor layer such that the source and drain regions contact the silicon oxide layer, and wherein upper portions of the source and drain regions comprise a metal silicide. 27. The microprocessor according to claim 26 wherein the insulating film is formed by thermally oxidizing an upper surface and side surfaces of the island-like single crystalline semiconductor layer in an oxidizing atmosphere containing a halogen element. 28. The microprocessor according to claim 26 wherein the silicon oxide layer contains a halogen. 29. The microprocessor according to claim 28 wherein the halogen is chlorine or fluorine. 30. The microprocessor device according to claim 26 wherein the maximum of the thickness of the island-like single crystalline semiconductor layer is 50 nm or lower. 31. A semiconductor device comprising an integrated circuit including an N-channel transistor, the N-channel transistor comprising: an island-like single crystalline semiconductor layer formed on a silicon oxide layer on a silicon substrate with a bonded interface interposed therebetween, the island-like single crystalline semiconductor layer comprising part of a single crystalline silicon substrate different from the silicon substrate and having at least a channel formation region and source and drain regions and LDD regions; an insulating film formed on the island-like single crystalline semiconductor layer; a gate electrode formed over the channel formation region with the insulating film interposed therebetween; side walls formed adjacent to side surfaces of the gate electrode wherein the side walls are in contact with an upper surface of the insulating film and the LDD regions are located below the side walls with the insulating film interposed therebetween; and an interlayer insulating film comprising silicon nitride formed over the N-channel transistor, wherein a top face of the island-like single crystalline semiconductor layer under the gate electrode is thermally oxidized to form the insulating film, wherein a bottom face of the island-like single crystalline semiconductor layer is thermally oxidized to form a silicon oxide layer in contact with the bottom face, wherein each of the source and drain regions includes at least a portion that extends through an entire thickness of the island-like single crystalline semiconductor layer such that the source and drain regions contact the silicon oxide layer, and wherein upper portions of the source and drain regions comprise a cobalt silicide. 32. The semiconductor device according to claim 31 wherein the silicon oxide layer contains a halogen. 33. The semiconductor device according to claim 32 wherein the halogen is chlorine or fluorine. 34. The semiconductor device according to claim 31 wherein the maximum of the thickness of the island-like single crystalline semiconductor layer is 50 nm or lower. 35. A semiconductor device comprising an integrated circuit including an N-channel transistor and a P-channel transistor, at least of the N-channel transistor and the P-channel transistor comprising: an island-like single crystalline semiconductor layer formed on a silicon oxide layer on a silicon substrate with a bonded interface interposed therebetween, the island-like single crystalline semiconductor layer comprising part of a single crystalline silicon substrate different from the silicon substrate and having at least a channel formation region and source and drain regions; an insulating film formed on the island-like single crystalline semiconductor layer; a gate electrode formed over the channel formation region with the insulating film interposed therebetween; side walls formed adjacent to side surfaces of the gate electrode wherein the side walls are in contact with an upper surface of the insulating film; and an interlayer insulating film comprising silicon nitride formed over at least one of the N-channel transistor and the P-channel transistor, wherein a top face of the island-like single crystalline semiconductor layer under the gate electrode is thermally oxidized to form the insulating film, wherein a bottom face of the island-like single crystalline semiconductor layer is thermally oxidized to form a silicon oxide layer in contact with the bottom face, wherein each of the source and drain regions includes at least a portion that extends through an entire thickness of the island-like single crystalline semiconductor layer such that the source and drain regions contact the silicon oxide layer, and wherein upper portions of the source and drain regions comprise a cobalt silicide, and the source and drain regions contact the silicon oxide layer. 36. The semiconductor device according to claim 35 wherein the silicon oxide layer contains a halogen. 37. The semiconductor device according to claim 36 wherein the halogen is chlorine or fluorine. 38. The semiconductor device according to claim 35 wherein the maximum of the thickness of the island-like single crystalline semiconductor layer is 50 nm or lower. 39. A semiconductor device comprising: a transistor including: an island-like single crystalline semiconductor layer formed over a silicon substrate with a silicon oxide layer interposed therebetween, the island-like single crystalline semiconductor layer comprising part of a single crystalline silicon substrate different from the silicon substrate and having at least a channel formation region and source and drain regions; a gate insulating film formed on the channel formation region; a gate electrode comprising polysilicon formed over the channel formation region with the gate insulating film interposed therebetween; and side walls formed adjacent to side surfaces of the gate electrode; and an interlayer insulating film comprising silicon nitride formed over the transistor, wherein a top face of the island-like single crystalline semiconductor layer under the gate electrode is thermally oxidized to form the gate insulating film, wherein a bottom face of the island-like single crystalline semiconductor layer is thermally oxidized to form a silicon oxide layer in contact with the bottom face, wherein each of the source and drain regions includes at least a portion that extends through an entire thickness of the island-like single crystalline semiconductor layer such that the source and drain regions contact the silicon oxide layer, wherein an upper portion of the gate electrode and upper portions of the source and drain regions comprise a metal silicide, and wherein the silicon oxide layer contains a halogen. 40. The semiconductor device according to claim 39 wherein the island-like single crystalline semiconductor layer is hydrogenated. 41. The semiconductor device according to claim 39 wherein the silicon oxide layer is 0.05 to 0.5 μm thick. 42. The semiconductor device according to claim 39 wherein the semiconductor device is a microprocessor. 43. The semiconductor device according to claim 39 wherein the semiconductor device is an information terminal. 44. The semiconductor device according to claim 39 wherein the halogen is chlorine or fluorine. 45. The semiconductor device according to claim 39 wherein the maximum of the thickness of the island-like single crystalline semiconductor layer is 50 nm or lower. 46. A semiconductor device comprising: a transistor including: an island-like single crystalline semiconductor layer formed over a silicon substrate with a silicon oxide layer interposed therebetween, the island-like single crystalline semiconductor layer comprising part of a single crystalline silicon substrate different from the silicon substrate and having at least a channel formation region and source and drain regions; a gate insulating film formed on the channel formation region; a gate electrode comprising polysilicon formed over the channel formation region with the gate insulating film interposed therebetween; and side walls formed adjacent to side surfaces of the gate electrode; and an interlayer insulating film comprising silicon nitride formed over the transistor, wherein a top face of the island-like single crystalline semiconductor layer under the gate electrode is thermally oxidized to form the gate insulating film, wherein a bottom face of the island-like single crystalline semiconductor layer is thermally oxidized to form a silicon oxide layer in contact with the bottom face, wherein each of the source and drain regions includes at least a portion that extends through an entire thickness of the island-like single crystalline semiconductor layer such that the source and drain regions contact the silicon oxide layer, wherein an upper portion of the gate electrode and upper portions of the source and drain regions comprise cobalt silicide, and wherein the silicon oxide layer contains a halogen. 47. The semiconductor device according to claim 46 wherein the island-like single crystalline semiconductor layer is hydrogenated. 48. The semiconductor device according to claim 46 wherein the silicon oxide layer is 0.05 to 0.5 μm thick. 49. The semiconductor device according to claim 46 wherein the semiconductor device is a microprocessor. 50. The semiconductor device according to claim 46 wherein the semiconductor device is an information terminal. 51. The semiconductor device according to claim 46 wherein the halogen is chlorine or fluorine. 52. The semiconductor device according to claim 46 wherein the maximum of the thickness of the island-like single crystalline semiconductor layer is 50 nm or lower. 53. A semiconductor device comprising: a transistor including: an island-like single crystalline semiconductor layer formed over a silicon substrate with a silicon oxide layer interposed therebetween, the island-like single crystalline semiconductor layer comprising part of a single crystalline silicon substrate different from the silicon substrate and having at least a channel formation region and source and drain regions; a gate insulating film formed on the channel formation region; a gate electrode formed over the channel formation region with the gate insulating film interposed therebetween; and side walls formed adjacent to side surfaces of the gate electrode; and an interlayer insulating film comprising silicon nitride formed over the transistor, wherein a top face of the island-like single crystalline semiconductor layer under the gate electrode is thermally oxidized to form the gate insulating film, wherein a bottom face of the island-like single crystalline semiconductor layer is thermally oxidized to form a silicon oxide layer in contact with the bottom face, wherein each of the source and drain regions includes at least a portion that extends through an entire thickness of the island-like single crystalline semiconductor layer such that the source and drain regions contact the silicon oxide layer, wherein upper portions of the source and drain regions comprise a metal silicide, and wherein the silicon oxide layer contains a halogen. 54. The semiconductor device according to claim 53 wherein the island-like single crystalline semiconductor layer is hydrogenated. 55. The semiconductor device according to claim 53 wherein the silicon oxide layer is 0.05 to 0.5 μm thick. 56. The semiconductor device according to claim 53 wherein the semiconductor device is a microprocessor. 57. The semiconductor device according to claim 53 wherein the semiconductor device is an information terminal. 58. The semiconductor device according to claim 53 wherein the metal silicide is cobalt silicide. 59. The semiconductor device according to claim 53 wherein the halogen is chlorine or fluorine. 60. The semiconductor device according to claim 53 wherein the maximum of the thickness of the island-like single crystalline semiconductor layer is 50 nm or lower.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (167)
Yamazaki Shunpei,JPX ; Takemura Yasuhiko,JPX, Active matrix type display circuit and method of manufacturing the same.
Linn Jack H. (Melbourne FL) Lowry Robert K. (Melbourne Beach FL) Rouse George V. (Indiatlantic FL) Buller James F. (Austin TX), Bonded wafer processing with metal silicidation.
Linn Jack H. (Melbourne FL) Lowry Robert K. (Melbourne Beach FL) Rouse George V. (Indiatlantic FL) Buller James F. (Austin TX), Bonded wafer processing with metal silicidation.
Kazuaki Ohmi JP; Kiyofumi Sakaguchi JP; Kazutaka Yanagita JP, Composite member its separation method and preparation method of semiconductor substrate by utilization thereof.
Blanc Jean-Philippe (Gieres FRX) Bonaime Jolle (Echirolles FRX) De Poncharra Jean du P. (Quaix-en-Chartreuse FRX) Truche Robert (Gieres FRX), Integrated circuit in silicon on insulator technology comprising a field effect transistor.
Hongyong Zhang JP; Hideto Ohnuma JP; Yasuhiko Takemura JP, METHODOLOGY FOR PRODUCING THIN FILM SEMICONDUCTOR DEVICES BY CRYSTALLIZING AN AMORPHOUS FILM WITH CRYSTALLIZATION PROMOTING MATERIAL, PATTERNING THE CRYSTALLIZED FILM, AND THEN INCREASING THE CRYSTAL.
Miyazawa Yoshihiro (Kanagawa JPX) Minami Eric (Tokyo JPX) Matsushita Takeshi (Kanagawa JPX), MIS semiconductor device formed by utilizing SOI substrate having a semiconductor thin film formed on a substrate throug.
Shunpei Yamazaki JP; Satoshi Teramoto JP; Jun Koyama JP; Yasushi Ogata JP; Masahiko Hayakawa JP; Mitsuaki Osame JP, Method for fabricating a semiconductor device using a metal catalyst and high temperature crystallization.
Kermani Ahmad (Fremont CA) Robertson Mike F. (San Jose CA) Ku Yen-Hui (Sunnyvale CA) Wong Fred (Fremont CA), Method for high temperature thermal processing with reduced convective heat loss.
Funai Takashi (Tenri JPX) Makita Naoki (Nara JPX) Yamamoto Yoshitaka (Yamatokoriyama JPX) Morita Tatsuo (Soraku-gun JPX), Method for producing crystalline semiconductor film having reduced concentration of catalyst elements for crystallizatio.
Hsu Ching-Hsiang (Hsin Chu TWX) Wong Shyh-Chyi (Taichang TWX) Liang Mong-Song (Hsinchu TWX) Chung Steve S. (Hsinchu TWX), Method of making a body contact for a MOSFET device fabricated in an SOI layer.
Yamazaki Shunpei,JPX ; Arai Yasuyuki,JPX ; Teramoto Satoshi,JPX, Method of manufacturing a semiconductor device using a metal which promotes crystallization of silicon and substrate bo.
Miyasaka, Mitsutoshi; Matsueda, Yojiro; Takenaka, Satoshi, Methodology for fabricating a thin film transistor, including an LDD region, from amorphous semiconductor film deposited at 530° C. or less using low pressure chemical vapor deposition.
Pinker Ronald D. (Peekskill NY) Arnold Emil (Chappaqua NY) Baumgart Helmut (Mahopac NY), Process for making strain-compensated bonded silicon-on-insulator material free of dislocations.
Yuzurihara Hiroshi (Isehara JPX) Miyawaki Mamoru (Tokyo JPX) Ishizaki Akira (Atsugi JPX) Momma Genzo (Hiratsuka JPX) Kochi Tetsunobu (Hiratsuka JPX), Process for manufacturing a semiconductor device by applying a non-single-crystalline material on a sidewall inside of a.
Sato Nobuhiko,JPX ; Yonehara Takao,JPX ; Sakaguchi Kiyofumi,JPX, Process for producing semiconductor substrate by heating to flatten an unpolished surface.
Sugahara Kazuyuki (Hyogo JPX) Nishimura Tadashi (Hyogo JPX) Kusunoki Shigeru (Hyogo JPX) Inoue Yasuo (Hyogo JPX), Process for producing single crystal semiconductor layer and semiconductor device produced by said process.
Nishida Shoji,JPX ; Yonehara Takao,JPX ; Sakaguchi Kiyofumi,JPX ; Iwane Masaaki,JPX, Process for producing solar cell, process for producing thin-film semiconductor, process for separating thin-film semiconductor, and process for forming semiconductor.
Field Leslie A. (San Francisco CA), Process for removing sulfur from a hydrocarbon feedstream using a sulfur sorbent with alkali metal components or alkalin.
Yamazaki Shunpei,JPX ; Miyanaga Akiharu,JPX ; Mitsuki Toru,JPX ; Ohtani Hisashi,JPX, Semiconductor device with rod like crystals and a recessed insulation layer.
Plus Dora (South Bound Brook NJ) Smeltzer Ronald K. (Princeton Township ; Mercer County NJ), Semiconductor device with source and drain depth extenders and a method of making the same.
Yonehara Takao,JPX ; Sato Nobuhiko,JPX ; Sakaguchi Kiyofumi,JPX ; Kondo Shigeki,JPX, Semiconductor member, and process for preparing same and semiconductor device formed by use of same.
Yamazaki, Shunpei; Koyama, Jun; Miyanaga, Akiharu; Fukunaga, Takeshi, Semiconductor thin film and method of manufacturing the same and semiconductor device and method of manufacturing the same.
Yamazaki,Shunpei; Koyama,Jun; Miyanaga,Akiharu; Fukunaga,Takeshi, Semiconductor thin film and method of manufacturing the same and semiconductor device and method of manufacturing the same.
Zavracky Paul M. (Norwood MA) Fan John C. C. (Chestnut Hill MA) McClelland Robert (Norwell MA) Jacobsen Jeffrey (Hollister CA) Dingle Brenda (Norton MA) Spitzer Mark B. (Sharon MA), Single crystal silicon arrayed devices for display panels.
Yamazaki Shunpei,JPX ; Miyanaga Akiharu,JPX ; Koyama Jun,JPX ; Fukunaga Takeshi,JPX, Thin film semiconductor and method for manufacturing the same, semiconductor device and method for manufacturing the sa.
Shunpei Yamazaki JP; Akiharu Miyanaga JP; Jun Koyama JP; Takeshi Fukunaga JP, Thin film semiconductor and method for manufacturing the same, semiconductor device and method for manufacturing the same.
Yamazaki Shunpei,JPX ; Miyanaga Akiharu,JPX ; Koyama Jun,JPX ; Fukunaga Takeshi,JPX, Thin film semiconductor and method for manufacturing the same, semiconductor device and method for manufacturing the same.
Yamazaki Shunpei,JPX ; Miyanaga Akiharu,JPX ; Koyama Jun,JPX ; Fukunaga Takeshi,JPX, Thin film semiconductor and method for manufacturing the same, semiconductor device and method for manufacturing the same.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.