Optoelectronic architecture having compound conducting substrate
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-029/06
H01L-021/00
출원번호
UP-0207157
(2005-08-16)
등록번호
US-7838868
(2011-01-22)
발명자
/ 주소
Sheats, James R.
Kao, Sam
Roscheisen, Martin R.
출원인 / 주소
Nanosolar, Inc.
인용정보
피인용 횟수 :
9인용 특허 :
65
초록▼
Optoelectronic device modules, arrays optoelectronic device modules and methods for fabricating optoelectronic device modules are disclosed. The device modules are made using a starting substrate having an insulator layer sandwiched between a bottom electrode made of a flexible bulk conductor and a
Optoelectronic device modules, arrays optoelectronic device modules and methods for fabricating optoelectronic device modules are disclosed. The device modules are made using a starting substrate having an insulator layer sandwiched between a bottom electrode made of a flexible bulk conductor and a conductive back plane. An active layer is disposed between the bottom electrode and a transparent conducting layer. One or more electrical contacts between the transparent conducting layer and the back plane are formed through the transparent conducting layer, the active layer, the flexible bulk conductor and the insulating layer. The electrical contacts are electrically isolated from the active layer, the bottom electrode and the insulating layer.
대표청구항▼
What is claimed is: 1. An optoelectronic device module, comprising: a starting substrate having a bottom electrode made of a flexible bulk conductor, an insulating layer and a conductive back plane, wherein the insulating layer is between the bottom electrode and the conductive back plane; an activ
What is claimed is: 1. An optoelectronic device module, comprising: a starting substrate having a bottom electrode made of a flexible bulk conductor, an insulating layer and a conductive back plane, wherein the insulating layer is between the bottom electrode and the conductive back plane; an active layer and a transparent conducting layer disposed such that the active layer is between the bottom electrode and the transparent conducting layer; one or more electrical contacts electrically coupling between the transparent conducting layer and the conductive back plane, the one or more electrical contacts being formed through openings extending through the transparent conducting layer, the active layer, the flexible bulk conductor and the insulating layer, wherein the one or more electrical contacts are isolated from direct contact with an absorber layer of the active layer and the bottom electrode. 2. The device module of claim 1 wherein the flexible bulk conductor is a first metal foil. 3. The device module of claim 2 wherein the first metal foil is an aluminum foil. 4. The device module of claim 2 wherein the first metal foil is between about 1 micron thick and about 200 microns thick. 5. The device module of claim 4 wherein the first metal foil is between about 25 microns thick and about 50 microns thick. 6. The device module of claim 2 wherein the conductive back plane is a conductive grid. 7. The device module of claim 2 wherein the insulating layer is an anodized surface of the first metal foil. 8. The device module of claim 2 wherein the conductive back plane is a second metal foil. 9. The device module of claim 8 wherein the insulating layer is laminated between the first and second metal foils. 10. The device module of claim 8 wherein the insulating layer is made of plastic foil. 11. The device module of claim 10 wherein the plastic foil is between about 1 micron thick and about 200 microns thick. 12. The device module of claim 11 wherein the plastic foil is between about 10 microns thick and about 50 microns thick. 13. The device module of claim 8 wherein the second metal foil is between about 1 micron thick and about 200 microns thick. 14. The device module of claim 13 wherein the second metal foil is between about 25 microns thick and about 50 microns thick. 15. The device of claim 8 wherein the insulating layer is an anodized surface of the first and/or second metal foil. 16. The device module of claim 1 wherein the openings are vias and wherein the one or more electrical contacts between the transparent conducting layer and the conductive back plane include: an insulating material coating sidewalls of the vias; an electrically conductive material in each of the vias that makes electrical contact between the transparent conducting layer and the conductive back plane. 17. The device module of claim 16 wherein the via is between about 0.1 millimeters in diameter and about 1.5 millimeters in diameter. 18. The device of claim 17 wherein the via is between about 0.5 millimeters in diameter and about 1 millimeter in diameter. 19. The device module of claim 17 wherein the insulating material is between about 1 micron thick and about 200 microns thick along the via sidewall. 20. The device module of claim 19 wherein the insulating material is between about 10 microns thick and about 100 microns thick along the via sidewall. 21. The device module of claim 20 wherein the electrically conductive material is between about 5 microns in diameter and about 500 microns in diameter. 22. The device module of claim 21 wherein the electrically conductive material is between about 25 microns in diameter and about 100 microns in diameter. 23. The device module of claim 16 wherein a pitch between adjacent vias is between about 0.2 centimeters and about 2 centimeters. 24. The device module of claim 16 further comprising one or more conductive traces disposed on the transparent conducting layer in electrical contact with the electrically conductive material. 25. The device module of claim 24 wherein the one or more conductive traces electrically connect two or more electrical contacts that are adjacent to each other. 26. The device module of claim 25 wherein the one or more conductive traces form a pattern in which the one or more conductive traces radiate outward from one or more of the one or more electrical contacts. 27. The device module of claim 26 wherein the one or more conductive traces branch out to form a “watershed” pattern. 28. The device module of claim 1 wherein the one or more electrical contacts includes a closed-loop trench that surrounds a portion of the transparent conducting layer, active layer, and a bottom electrode. 29. The device module of claim 28 wherein the one or more electrical contacts further includes an insulating material disposed in the closed-loop trench. 30. The device module of claim 1 wherein the one or more electrical contacts includes a closed-loop trench formed through the transparent conducting layer, active layer and bottom electrode of a first device module to the insulating layer, the closed-loop trench isolating a portion of the transparent conducting layer, active layer and bottom electrode, the isolated portion bounded by the closed-loop trench; an electrically insulating material disposed in the closed loop trench; an electrical connection between the transparent conducting layer of the isolated portion and the bottom electrode of the isolated portion; one or more conductive fingers disposed over one or more portions of the transparent conducting layer, wherein the one or more portions of the transparent conducting layer include the isolated portion; and making electrical contact between the one or more conductive fingers and the bottom electrode of the isolated portion; and another electrical connection through the insulating layer between the bottom electrode of the isolated portion and the conductive back plane. 31. The device module of claim 30, further comprising an isolation trench formed through the transparent conducting layer and the active layer to the bottom electrode, wherein the isolation trench surrounds the closed-loop trench. 32. The device module of claim 1, further comprising an insulating carrier substrate, wherein the conductive back plane is attached to the insulating carrier substrate. 33. The device module of claim 32, further comprising a structural membrane made of a polymeric roofing membrane material, wherein the insulating carrier substrate is attached to the structural membrane. 34. The device of claim 33 wherein the polymeric roofing membrane material is thermoplastic polyolefin (TPO) or ethylene propylene diene monomer (EPDM). 35. The device module of claim 1 wherein the active layer is a photovoltaic active layer. 36. The device module of claim 35 wherein the photovoltaic active layer is formed of one or more of the following: an absorber layer based on materials containing elements of groups IB, IIIA and VIA, doped or undoped silicon, micro- or poly-crystalline silicon, doped or undoped amorphous silicon, CdTe, CdSe, Graetzel cell architecture, a nanostructured layer having an inorganic porous template with pores filled by a doped or undoped organic material, a polymer/blend cell architecture, oligimeric absorbers, organic dyes, C60, micro-crystalline silicon cell architecture, randomly placed nanorods and/or tetrapods of inorganic materials dispersed in an organic matrix, quantum dot-based cells, or combinations of the above. 37. The device module of claim 1 wherein the active layer is a light emitting device active layer. 38. The device module of claim 37 wherein the light emitting device active layer is an organic light emitting diode active layer. 39. The device module of claim 38 wherein the organic light emitting diode active layer is a light-emitting polymer based active layer. 40. The device module of claim 1 wherein the device module is between about 1 centimeter and about 30 centimeters in length and between about 1 centimeter and about 30 centimeters in width. 41. The device module of claim 1 wherein the insulating layer comprises an oxide layer. 42. The device module of claim 1 wherein the absorber layer comprises CdTe. 43. An array of series interconnected optoelectronic device modules, comprising: a first device module and a second device module, wherein each device module includes a starting substrate having a bottom electrode made of a flexible bulk conductor, an insulating layer and a conductive back plane, wherein the insulating layer is between the bottom electrode and the conductive back plane; an active layer and a transparent conducting layer disposed such that the active layer is between the bottom electrode and the transparent conducting layer; one or more electrical contacts electrically coupling the transparent conducting layer and the conductive back plane, the one or more electrical contracts being formed in vias extending through the transparent conducting layer, the active layer, the flexible bulk conductor and the insulating layer, wherein the one or more electrical contacts are isolated from direct contact with an absorber layer of the active layer and the bottom electrode. 44. The array of claim 43 wherein the flexible bulk conductor is a first metal foil. 45. The array of claim 44 wherein the insulating layer is an anodized surface of the first metal foil. 46. The array of claim 44 wherein the first metal foil is an aluminum foil, a stainless steel foil, a copper foil, a titanium foil or a molybdenum foil. 47. The array of claim 44 wherein the first metal foil is between about 1 micron thick and about 200 microns thick. 48. The array of claim 47 wherein the first metal foil is between about 25 microns thick and about 50 microns thick. 49. The array of claim 44 wherein the conductive back plane is a conductive grid. 50. The array of claim 44 wherein the conductive back plane is a second metal foil. 51. The array of claim 50 wherein the insulating layer is an anodized surface of the first and/or second metal foil. 52. The array of claim 50 wherein the insulating layer is laminated between the first and second metal foils. 53. The array of claim 50 wherein the second metal foil is between about 1 micron thick and about 200 microns thick. 54. The array of claim 50 wherein the second metal foil is between about 25 microns thick and about 50 microns thick. 55. The array of claim 44 wherein the insulating layer is made of plastic foil. 56. The array of claim 55 wherein the plastic foil is between about 1 micron thick and about 200 microns thick. 57. The array of claim 56 wherein the plastic foil is between about 10 microns thick and about 50 microns thick. 58. The array of claim 43 wherein the one or more electrical contacts between the transparent conducting layer and the conductive back plane include: an insulating material coating sidewalls of the vias; an electrically conductive material in each of the vias that makes electrical contact between the transparent conducting layer and the conductive back plane. 59. The array of claim 58 wherein the via is between about 0.1 millimeters in diameter and about 1.5 millimeters in diameter. 60. The array of claim 59 wherein the via is between about 0.5 millimeters in diameter and about 1 millimeter in diameter. 61. The array of claim 59 wherein the insulating material is between about 1 micron thick and about 200 microns thick. 62. The array of claim 61 wherein the insulating material is between about 10 microns thick and about 200 microns thick. 63. The array of claim 58 wherein the plug is between about 5 microns in diameter and about 500 microns in diameter. 64. The array of the claim 63 wherein the electrically conductive material is between about 25 microns in diameter and about 100 microns in diameter. 65. The array of claim 58 comprising a plurality of vias wherein a pitch between adjacent vias is between about 0.2 centimeters and about 2 centimeters. 66. The array of claim 58 further comprising one or more conductive traces disposed on the transparent conducting layer in electrical contact with the electrically conductive material. 67. The array of claim 66 wherein the one or more conductive traces electrically connect two or more electrical contacts that are adjacent to each other. 68. The array of claim 67 wherein the one or more conductive traces form a pattern in which traces radiate outward from one or more electrical contacts. 69. The array of claim 68 wherein the one or more conductive traces branch out to form a “watershed” pattern. 70. The array of claim 43 wherein the conductive back plane of the first device module is electrically connected to the bottom electrode of the second device module. 71. The array of claim 70 wherein a portion of the conductive back plane of the second device module has been cut back to expose a portion of the insulating layer of the second device module; wherein the exposed portion of the insulating layer has been at least partially cut back to expose a portion of the bottom electrode of the second device module, wherein the array further comprises an electrical contact between the conductive back plane of the first device module and the exposed portion of the bottom electrode of the second device module. 72. The array of claim 71 wherein the electrical contact between the conductive back plane of the first device module and the exposed portion of the bottom electrode of the second device module includes a layer of conductive adhesive disposed over a portion of a carrier substrate proximate the bottom electrode of the first device module, wherein the first device module is attached to the carrier substrate such that the conductive back plane of the first device module makes electrical contact with the conductive adhesive while leaving an exposed portion of the conductive adhesive, wherein the exposed portion of the bottom electrode of the second device module makes electrical contact with the exposed portion of the conductive adhesive. 73. The array of claim 71, further comprising a structural membrane made of a polymeric roofing membrane material, wherein the insulating carrier substrate is attached to the structural membrane. 74. The array of claim 43, further comprising an insulating carrier substrate, wherein the first and second device modules are attached to the carrier substrate. 75. A method for fabricating an optoelectronic device module, comprising the steps of: forming a starting substrate having a bottom electrode made of a flexible bulk conductor, an insulator layer and a conductive back plane, wherein the insulator layer is between the bottom electrode and the conductive back plane; forming an active layer and a transparent conducting layer such that the active layer is between the bottom electrode and the transparent conducting layer; forming one or more electrical contacts to electrically couple the transparent conducting layer and the conductive back plane by way of vias extending through the transparent conducting layer, the active layer, the flexible bulk conductor and the insulator layer, and isolating the one or more electrical contacts from direct contact with an absorber layer of the active layer and the bottom electrode. 76. The method of claim 75 wherein forming the starting substrate includes laminating a plastic foil between first and second metal foils. 77. The method of claim 76 wherein at least one of the first and second metal foils is an aluminum foil. 78. The method of claim 75, wherein two or more device modules are formed as set forth in claim 75. 79. The method of claim 78, further comprising the step of testing the two or more device modules for one or more performance characteristics and using one or more of the two or more device modules that meet acceptance criteria for the one or more performance characteristics in an array of two or more device modules. 80. The method of claim 75 wherein forming the insulating layer comprises forming an oxide layer. 81. The method of claim 75 wherein the active layer comprises CdTe.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (65)
Van Der Heide, Arvid Sven Hjalmar, Apparatus for localizing production errors in a photovoltaic element.
Robert G. Wendt ; Gregory M. Hanket ; Robert W. Birkmire ; T. W. Fraser Russell ; Scott Wiedeman, Fabrication of thin-film, flexible photovoltaic module.
Tsuzuki Koji (Tsuzuki-gun JPX) Inoue Katsuhiko (Nara JPX) Takada Takeshi (Tsuzuki-gun JPX) Takeyama Yoshifumi (Tsuzuki-gun JPX), Group of solar cell elements, and solar cell module and production method thereof.
Laaly Heshmat O. (9037 Monte Mar Dr. Los Angeles CA 90035) Stevenson Edward J. (2970 Avacado Ct. Newbury Park CA 91320 4), Photovoltaic cells in combination with single ply roofing membranes.
Ricaud Alain (Gif-sur-Yvette FRX) Schmitt Jacques (La Ville Du Bois FRX) Siefert Jean-Marie (Arcueil FRX) Emeraud Thierry (Bures-sur-Yvette FRX), Photovoltaic device and solar module having a partial transparency.
Ito Satoshi,JPX ; Mizutani Masaki,JPX ; Noro Hiroshi,JPX ; Sudo Shinichiro,JPX ; Fukushima Takashi,JPX ; Kuwamura Makoto,JPX, Process for the production of semiconductor device.
Luch Daniel (17161 Copper Hill Dr. Morgan Hill CA 95037), Substrate structures for integrated series connected photovoltaic arrays and process of manufacture of such arrays.
Yoshida Takashi (Yokosuka JPX) Saito Sugao (Yokosuka JPX) Ihara Takuro (Yokosuka JPX) Ichikawa Yukimi (Yokosuka JPX), Thin-film solar cell and method for the manufacture thereof.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.