$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Non-contact etch annealing of strained layers 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • C30B-033/00
출원번호 US-0264393 (2002-10-04)
등록번호 US-8187377 (2012-05-29)
발명자 / 주소
  • Malik, Igor J.
  • Kang, Sien G.
  • Fuerfanger, Martin
  • Kirk, Harry
  • Flat, Ariel
  • Current, Michael Ira
  • Ong, Philip James
출원인 / 주소
  • Silicon Genesis Corporation
대리인 / 주소
    Kilpatrick Townsend & Stockton LLP
인용정보 피인용 횟수 : 3  인용 특허 : 168

초록

The present invention provides for treating a surface of a semiconductor material. The method comprises exposing the surface of the semiconductor material to a halogen etchant in a hydrogen environment at an elevated temperature. The method controls the surface roughness of the semiconductor materia

대표청구항

1. A method of fabricating a semiconductor comprising: heating a strained semiconductor material; andupon the heated strained semiconductor material reaching about 700° C.; annealing the heated strained semiconductor material in an etching ambient sufficient to relax the strained semiconductor mater

이 특허에 인용된 특허 (168)

  1. Matsushita Takeshi,JPX ; Morita Etsuo,JPX ; Nakajima Tsuneo,JPX ; Hasegawa Hiroyuki,JPX ; Shingyouji Takayuki,JPX, A SOI substrate fabricating method.
  2. Miller Paul L. (Minnetonka MN) Stignani Mark D. (Minneapolis MN) Wittmer Gary G. (New Hope MN), Abrasive fluid jet cutting compositon and method.
  3. Thomas ; III John H. (Holland PA) Singh Bawa (Voorhees NJ), Apparatus and method for determining power in plasma processing.
  4. Pankove ; Jacques I., Apparatus and method for maskless ion implantation.
  5. Frank Walter (Burgkirchen DEX) Pemwieser Albert (Ach ATX) Spatzier Gerhard (Eggelsberg ATX), Apparatus and method of automatically separating stacked wafers.
  6. Cha Gi-ho,KRX ; Lee Byoung-hun,KRX, Apparatus and methods for wafer debonding using a liquid jet.
  7. Ovshinsky Stanford R. (Bloomfield Hills MI) Ovshinsky Herbert (Oak Park MI) Young Rosa (Troy MI), Apparatus for deposition of thin-film, solid state batteries.
  8. Fournier Eugene (Garden City MI), Apparatus for microwave glow discharge deposition.
  9. Walsh Robert J. (Ballwin MO), Apparatus for processing semiconductor wafers.
  10. Wallis ; George, Application of field-assisted bonding to the mass production of silicon type pressure transducers.
  11. Sopori Bhushan L. (Denver CO), Back-side hydrogenation technique for defect passivation in silicon solar cells.
  12. Auton John P. (Huntingdon GB2), Blade shields.
  13. Linn Jack H. ; Bajor George ; Rouse George V., Bonded wafer.
  14. Linn Jack H. (Melbourne FL) Lowry Robert K. (Melbourne Beach FL) Rouse George V. (Indiatlantic FL) Buller James F. (Austin TX), Bonded wafer processing with metal silicidation.
  15. Parrillo Louis C. (Austin TX) Cosentino Stephen J. (Mesa AZ) Bergami Bridgette A. (Mesa AZ), CMOS process.
  16. Henley Francois J. ; Cheung Nathan W., Controlled cleaning process.
  17. Henley Francois J. ; Cheung Nathan, Controlled cleavage process and device for patterned films.
  18. Henley Francois J. ; Cheung Nathan, Controlled cleavage process using pressurized fluid.
  19. Henley Francois J. ; Cheung Nathan, Controlled cleavage process using pressurized fluid.
  20. Fitzgerald Eugene A., Controlling threading dislocation densities in Ge on Si using graded GeSi layers and planarization.
  21. Fitzgerald Eugene A., Controlling threading dislocation densities in Ge on Si using graded GeSi layers and planarization.
  22. Levy Miguel ; Osgood ; Jr. Richard M., Crystal ion-slicing of single-crystal films.
  23. Laporte Philippe,FRX, Device for separating wafers and process for using said device.
  24. Gorinas Guy (Annecy FR), Device for the rapid depositing of oxides in thin layers which adhere well to plastic supports.
  25. Moslehi Mehrdad M. (Dallas TX) Huang Steve S. (Dallas TX), Distributed ECR remote plasma processing and apparatus.
  26. Dandl Raphael A. (San Marcos CA), Electron cyclotron resonance plasma source.
  27. Dandl Raphael A. (San Marcos CA), Electron cyclotron resonance plasma source and method of operation.
  28. Bonser Douglas J. (Austin TX), Endpoint detection utilizing ultraviolet mass spectrometry.
  29. Matossian Jesse N. (Woodland Hills CA) Mikkola Paul H. (Saint Charles MI) Bartelt John L. (Camarillo CA), Evaluation of the extent of wear of articles.
  30. Phillips Richard J. (Billerica MA) Glicksman Leon R. (Lynnfield MA) Larson Ralph (Bolton MA), Forced-convection, liquid-cooled, microchannel heat sinks.
  31. White Gerald W. (5835 Elm Lawn St. Dallas TX 75228), Gasless ion plating.
  32. White Gerald W. (Dallas TX) Volkers Jack C. (Elgin IL), Gasless ion plating process and apparatus.
  33. Henley Francois J. ; Cheung Nathan W., Gettering technique for silicon-on-insulator wafers.
  34. Pease Roger F. (Stanford CA) Tuckerman David B. (Stanford CA) Swanson Richard M. (Los Altos CA), Heat sink and method of attaching heat sink to a semiconductor integrated circuit and the like.
  35. Ellenberger Charles E. (Elko NV) Bower George L. (Elko NV) Snow William R. (Sunnyvale CA), Independently variably controlled pulsed R.F. plasma chemical vapor processing.
  36. Benzing Jeffrey C. (Saratoga CA) Broadbent Eliot K. (San Jose CA) Rough J. Kirkwood H. (San Jose CA), Induction plasma source.
  37. Yonezu Hiroo (Tokyo JA) Yuasa Tonao (Tokyo JA), Injection semiconductor laser device.
  38. King ; William J., Ion beam implantation-sputtering.
  39. Kanai Norio (Chofu JPX), Ion implanter.
  40. Johnson Jay M., Laminated membrane structure for polarographic measurement and methods of making said structures.
  41. Gmitter Thomas J. (Lakewood NJ) Yablonovitch Eli (Middletown Township ; Monmouth County NJ), Lift-off and subsequent bonding of epitaxial films.
  42. Zavracky Paul M. (Norwood MA) Fan John C. C. (Chestnut Hill MA) McClelland Robert (Norwell MA) Jacobsen Jeffrey (Hollister CA) Dingle Brenda (Mansfield MA), Liquid crystal display having essentially single crystal transistors pixels and driving circuits.
  43. Legoues Francoise Kolmer (Peekskill NY) Meyerson Bernard Steele (Yorktown Heights NY), Low defect density/arbitrary lattice constant heteroepitaxial layers.
  44. Fitzgerald, Eugene A., Low threading dislocation density relaxed mismatched epilayers without high temperature growth.
  45. Cann Gordon L. (P.O. Box 279 Laguna Beach CA 92652), Magnetoplasmadynamic apparatus and process for the separation and deposition of materials.
  46. Rouse George V. (Indialantic FL) Reinecke Paul S. (Indialantic FL) McLachlan Craig J. (Melbourne Beach FL), Manufacturing ultra-thin wafer using a handle wafer.
  47. Conrad John R. (Madison WI), Method and apparatus for plasma source ion implantation.
  48. Ogle John S. (Milpitas CA), Method and apparatus for producing magnetically-coupled planar plasma.
  49. Pankove Jacques I. (Boulder CO), Method and apparatus for semiconductor circuit chip cooling.
  50. Wittmaack Klaus (Munich DEX), Method and apparatus for the quantitative, depth differential analysis of solid samples with the use of two ion beams.
  51. Yonehara Takao,JPX, Method for bonding semiconductor substrates.
  52. Henley Francois J. ; Cheung Nathan W., Method for controlled cleaving process.
  53. Berg ; Joseph E. ; Brown ; Jr. ; Randolph E., Method for depositing film on a substrate.
  54. Jastrzebski Lubomir L. (Plainsboro NJ) Ipri Alfred C. (Princeton NJ) Kokkas Achilles G. (Plainsboro NJ), Method for fabricating a self-aligned vertical IGFET.
  55. Sarma Kalluri R. (Mesa AZ), Method for fabricating high mobility thin film transistors as integrated drivers for active matrix display.
  56. Lee Sahng Kyoo,KRX ; Park Sang Kyun,KRX, Method for fabricating semiconductor wafers.
  57. Clifton Mark B. (Robbinsville NJ) Flynn Richard M. (Noblesville IN) Verdi Fred W. (Lawrenceville NJ), Method for fabricating thin, strong, and flexible die for smart cards.
  58. Aronowitz Sheldon (San Jose CA) Hart Courtney L. (Los Gatos CA), Method for forming isolated semiconductor structures.
  59. Li Chou H. (379 Elm Dr. Roslyn NY 11576), Method for making solid state device utilizing ion implantation techniques.
  60. Wijaranakula Witawat (Vancouver WA), Method for manufacturing a calibration wafer having a microdefect-free layer of a precisely predetermined depth.
  61. Kamijo Hiroyuki (Yokohama JPX) Mikata Yuuichi (Kawasaki JPX), Method for manufacturing a semiconductor device and suppressing the generation of bulk microdefects near the substrate s.
  62. Spitzer Mark B. (Sharon MA) Salerno Jack P. (Waban MA) Jacobsen Jeffrey (Hollister CA) Dingle Brenda (Mansfield MA) Vu Duy-Phach (Taunton MA) Zavracky Paul M. (Norwood MA), Method for manufacturing a semiconductor device using a circuit transfer film.
  63. Vu Duy-Phach (Taunton MA) Dingle Brenda D. (Mansfield MA) Dingle Jason E. (Mansfield MA) Cheong Ngwe (Boston MA), Method for manufacturing a semiconductor device using a circuit transfer film.
  64. Inaba Takashi (Tokyo JPX), Method for manufacturing semiconductor device having a multilayer wiring structure.
  65. Bruel Michel (Veurey FRX), Method for placing semiconductive plates on a support.
  66. Sato Nobuhiko,JPX ; Yonehara Takao,JPX ; Sakaguchi Kiyofumi,JPX, Method for producing semiconductor substrate.
  67. Hubler Graham K. (Alexandria VA) Donovan Edward P. (Annandale VA) Van Vechten Deborah (Baltimore MD), Method for producing substoichiometric silicon nitride of preselected proportions.
  68. Mizuno Bunji (Ikoma JPX) Kubota Masafumi (Osaka JPX), Method for removing impurities existing in semiconductor substrate.
  69. White Gerald W. (Dallas TX), Method for resisting galling.
  70. Kovacic Stephen J.,CAX, Method for the hybrid integration of discrete elements on a semiconductor substrate.
  71. Goesele Ulrich M. ; Tong Q.-Y., Method for the transfer of thin layers of monocrystalline material to a desirable substrate.
  72. Woolhouse Geoffrey R. (White Plains NY) Huggins Harold A. (Hartsdale NY) Collins David W. (Watchung NJ), Method of cleaving semiconductor diode laser wafers.
  73. Kaufmann Helmut (Triesen LIX), Method of depositing hard wear-resistant coatings on substrates.
  74. Zavracky Paul M. (Norwood MA) Fan John C. C. (Chestnut Hill MA) McClelland Robert (Norwell MA) Jacobsen Jeffrey (Hollister CA) Dingle Brenda (Norton MA), Method of fabricating single crystal silicon arrayed devices for display panels.
  75. Reisman Arnold (Raleigh NC) Chu Wei-Kan (Chapel Hill NC), Method of forming a nonsilicon semiconductor on insulator structure.
  76. Olsen John H. (Vashon Island WA) Hurlburt George H. (Kent WA) Kapcsandy Louis E. (Mercer Island WA), Method of making high velocity liquid jet.
  77. Brown Dale M. (Schenectady NY), Method of making integrated circuits.
  78. Brown Dale M. (Schenectady NY) Vosburgh Kirby G. (Schenectady NY), Method of making integrated circuits utilizing ion implantation and selective epitaxial growth.
  79. Nuyen Linh T.,FRX, Method of making semiconductor components, in particular on GaAs of InP, with the substrate being recovered chemically.
  80. Hayashi Yutaka (Tsukuba JPX) Takahashi Kunihiro (Tokyo JPX) Takasu Hiroaki (Tokyo JPX) Kojima Yoshikazu (Tokyo JPX) Niwa Hitoshi (Tokyo JPX) Matsuyama Nobuyoshi (Tokyo JPX) Yoshino Yomoyuki (Tokyo JP, Method of making semiconductor device with multiple transparent layers.
  81. Li Jianming (Beijing CNX), Method of making silicon material with enhanced surface mobility by hydrogen ion implantation.
  82. Gotou Hiroshi (Kawasaki JPX), Method of manufacturing SOI semiconductor device.
  83. Haisma Jan (Eindhoven NLX) Michielsen Theodorus M. (Eindhoven NLX) Pals Jan A. (Eindhoven NLX), Method of manufacturing semiconductor devices.
  84. Dandl Raphael A. (San Marcos CA), Method of operation of electron cyclotron resonance plasma source.
  85. Godbey David J. (Burtonsville MD), Method of producing a silicon membrane using a silicon alloy etch stop layer.
  86. Aspar Bernard,FRX ; Bruel Michel,FRX ; Poumeyrol Thierry,FRX, Method of producing a thin layer of semiconductor material.
  87. Aspar Bernard,FRX ; Bruel Michel,FRX ; Poumeyrol Thierry,FRX, Method of producing a thin layer of semiconductor material.
  88. Aspar, Bernard; Bruel, Michel; Poumeyrol, Thierry, Method of producing a thin layer of semiconductor material.
  89. Beyer Klaus D. (Poughkeepsie NY) Hsu Louis L. (Fishkill NY) Silvestri Victor J. (Hopewell Junction NY) Yapsir Andrie S. (Pleasane Valley NY), Method of producing a thin silicon-on-insulator layer.
  90. Deutscher Siegfried G. (Herzlia ILX) Grunbaum Enrique (Kfar Saba ILX), Method of producing monocrystalline semiconductor films utilizing an intermediate water dissolvable salt layer.
  91. Bozler Carl O. (Sudbury MA) Fan John C. C. (Chestnut Hill MA) McClelland Robert W. (Weymouth MA), Method of producing sheets of crystalline material.
  92. Rona E. Belford, Method of producing strained microelectronic and/or optical integrated and discrete devices.
  93. Igel Gunter,DEX ; Mall Martin,DEX, Method of separating electronic elements.
  94. Chen Ching-Hwa (Milpitas CA) Liu David (San Jose CA) Tran Duc (Saratoga CA), Method of treating an article with a plasma apparatus in which a uniform electric field is induced by a dielectric windo.
  95. Zaromb ; Solomon, Methods and apparatus for producing unsupported monocrystalline films of silicon and of other materials.
  96. Belford, Rona Elizabeth, Methods of producing strained microelectronic and/or optical integrated and discrete devices.
  97. Houchin Ryuzoh (Osaka) Suzuki Naoki (Osaka JPX), Microwave plasma processor.
  98. Suzuki Yasuhiro (Fuchu JPX) Mori Sumio (Fuchu JPX) Fujiyama Eiji (Fuchu JPX) Sasaki Masami (Fuchu JPX), Microwave plasma treatment apparatus.
  99. Moslehi Mehrdad M. (Dallas TX), Multi-zone plasma processing method and apparatus.
  100. Rough J. Kirkwood H. (264 S. 14th St. San Jose CA 95112) Rose Peter W. (1000 Almanor Ave. Menlo Park CA 94025), Multiple electrode plasma reactor power distribution system.
  101. Debe Mark K. (Stillwater MN) Dower William V. (St. Paul MN), Nanostructured thermal transfer donor element.
  102. Jackson Thomas M. (Bishops Stortford GB2) Heinecke Rudolf A. H. (Harlow GB2) Ojha Sureshchandra M. (Harlow GB2), Optical fibre manufacture.
  103. Posa, John G.; Schwab, Barry H., Picture-based video indexing system.
  104. Ohkuni Mitsuhiro (Osaka JPX) Kubota Masafumi (Osaka JPX) Nomura Noboru (Kyoto JPX) Nakayama Ichiro (Osaka JPX) Tamaki Tokuhiko (Osaka JPX), Plasma generating apparatus.
  105. Johnson Wayne L. (12019 S. Appaloosa Dr. Phoenix AZ 85044), Plasma generating apparatus employing capacitive shielding and process for using such apparatus.
  106. Popov Oleg A. (Franklin MA), Plasma generation in electron cyclotron resonance.
  107. Sheng Terry T. (San Jose CA), Plasma immersion ion implantation (PI3) apparatus.
  108. Weiss Armin K. (Rochester NY) Clarke John R. (Rochester NY), Plasma plating.
  109. Imahashi Issei (Yamanashi JPX) Ishii Nobuo (Yamanashi JPX), Plasma processing apparatus.
  110. Minato Mitsuaki (Kanagawa JPX) Matsushita Atsushi (Kanagawa JPX) Omori Shinichi (Kanagawa JPX) Kanamori Jun (Tokyo JPX), Plasma processing apparatus.
  111. Horiike Yasuhiro (Hiroshima JPX) Fukasawa Takayuki (Yamanashi JPX), Plasma treatment apparatus.
  112. Henley Francois J. ; Cheung Nathan W., Pre-semiconductor process implant and post-process film separation.
  113. Barna Gabriel G. (Richardson TX) Ratliff Charles (Richardson TX), Process and apparatus for detecting aberrations in production process operations.
  114. Dolins Steven B. (Dallas TX) Srivastava Aditya (Richardson TX) Flinchbaugh Bruce E. (Dallas TX) Gunturi Sarma S. (Richardson TX) Lassiter Thomas W. (Garland TX) Love Robert L. (McKinney TX), Process and apparatus for detecting aberrations in production process operations.
  115. Bruel Michel (Veurey FRX) Soubie Alain (St. Egreve FRX) Spinelli Philippe (La Tronche FRX), Process and apparatus for implanting particles in a solid.
  116. Bruel, Michel, Process and apparatus for obtaining beams of particles with a spatially modulated density.
  117. Otto Jrgen (Mainz DEX), Process and apparatus for plasma CVD coating or plasma treating substrates.
  118. Wilkes Donald F. (Albuquerque NM), Process for cleaving crystalline materials.
  119. Bruel Michel (Veurey FRX) Spinelli Philippe (La Tronche FRX), Process for doping semiconductors.
  120. Bruel Michel (Veurey-Voroize FRX) Floccari Michel (Grenoble FRX), Process for doping semiconductors.
  121. Ling Peiching ; Tien Tien, Process for fabricating semiconductor devices with shallowly doped regions using dopant compounds containing elements o.
  122. Harada Keizo (Itami JPX) Maeda Takao (Itami JPX) Takikawa Takatoshi (Itami JPX) Ban Shunsuke (Itami JPX) Yamanaka Shosaku (Itami JPX), Process for manufacturing a semiconductor substrate comprising laminated copper, silicon oxide and silicon nitride layer.
  123. Bruel Michel (Veurey FRX) du Port de Poncharra Jean (St. Martin-Le-Vinoux FRX), Process for producing an insulating layer buried in a semiconductor substrate by ion implantation.
  124. Kato Takashi (Kawasaki JPX) Toyokura Nobuo (Kawasaki JPX), Process for producing dielectric layers for semiconductor devices.
  125. Sakaguchi Kiyofumi,JPX ; Yonehara Takao,JPX, Process for producing semiconductor article.
  126. Sato Nobuhiko,JPX ; Yonehara Takao,JPX ; Sakaguchi Kiyofumi,JPX, Process for producing semiconductor substrate by heating to flatten an unpolished surface.
  127. Egloff Richard, Process for production of thin layers of semiconductor material.
  128. Hanson David R. ; Huston ; III Hance H. ; Srikrishnan Kris V., Process for restoring rejected wafers in line for reuse as new.
  129. Kramler, Josef; Kuhn-Kuhnenfeld, Franz; Gerber, Hans-Adolf, Process for the manufacture of semiconductor wafers with a rear side having a gettering action.
  130. Bruel Michel,FRX, Process for the manufacture of thin films of semiconductor material.
  131. Bruel Michel (Veurey FRX), Process for the production of a relief structure on a semiconductor material support.
  132. Bruel Michel (Veurey FRX), Process for the production of thin semiconductor material films.
  133. Speri Roger (Conflans Sainte Honorine FRX), Process for thermochemical treatments of metals by ionic bombardment.
  134. Biasse Beatrice,FRX ; Bruel Michel,FRX ; Zussy Marc,FRX, Process for transferring a thin film from an initial substrate onto a final substrate.
  135. Boulos Maher (Sherbrooke CAX) Jurewicz Jerzy (Sherbrooke CAX), Process of depositing particulate material on a substrate.
  136. Leung Ka-Ngo (Hercules CA), Pulsed source ion implantation apparatus and method.
  137. Kenney Donald M., SOI fabrication method.
  138. Sharma Kalluri R. (Mesa AZ) Liu Michael S. (Bloomington MN), SOI substrate fabrication.
  139. Moslehi Mehrdad M. (Dallas TX), SOI/semiconductor heterostructure fabrication by wafer bonding of polysilicon to titanium.
  140. Sakaguchi Kiyofumi (Atsugi JPX) Yonehara Takao (Atsugi JPX), Semiconductor device substrate and process for preparing the same.
  141. Matsushita Takeshi,JPX ; Kusunoki Misao,JPX ; Tatsumi Takaaki,JPX, Semiconductor substrate and thin film semiconductor device, method of manufacturing the same, and anodizing apparatus.
  142. Imura Makoto (Tokyo-to JPX) Kusakabe Kenji (Hyogo-ken JPX), Semiconductor substrate having a gettering layer.
  143. Henley Francois J. ; Cheung Nathan W., Silicon-on-silicon hybrid wafer assembly.
  144. Henley Francois J. ; Cheung Nathan W., Silicon-on-silicon wafer bonding process using a thin film blister-separation method.
  145. Wittkower Andrew B. (Rockport MA), Simox materials through energy variation.
  146. Zavracky Paul M. (Norwood MA) Fan John C. C. (Chestnut Hill MA) McClelland Robert (Norwell MA) Jacobsen Jeffrey (Hollister CA) Dingle Brenda (Norton MA), Single crystal silicon arrayed devices for display panels.
  147. Zavracky Paul M. (Norwood MA) Fan John C. C. (Chestnut Hill MA) McClelland Robert (Norwell MA) Jacobsen Jeffrey (Hollister CA) Dingle Brenda (Norton MA) Spitzer Mark B. (Sharon MA), Single crystal silicon arrayed devices for display panels.
  148. Zavracky Paul M. (Norwood MA) Fan John C. C. (Chestnut Hill MA) McClelland Robert (Norwell MA) Jacobsen Jeffrey (Hollister CA) Dingle Brenda (Norton MA) Spitzer Mark B. (Sharon MA), Single crystal silicon arrayed devices for display panels.
  149. Spitzer Mark B. (Sharon MA) Salerno Jack P. (Waban MA) Jacobsen Jeffrey (Hollister CA), Single crystal silicon arrayed devices for projection displays.
  150. Spitzer Mark B. (Sharon MA) Salerno Jack P. (Waban MA) Zavracky Paul M. (Norwood MA), Single crystal silicon arrayed devices for projection displays.
  151. Vu Duy-Phach (Taunton MA) Dingle Brenda D. (Mansfield MA) Dingle Jason E. (Mansfield MA) Cheong Ngwe (Boston MA), Single crystal silicon tiles for liquid crystal display panels including light shielding layers.
  152. Zavracky Paul M. (Norwood MA) Fan John C. C. (Chestnut Hill MA) McClelland Robert (Norwell MA) Jacobsen Jeffrey (Hollister CA) Dingle Brenda (Norton MA), Single crystal silicon transistors for display panels.
  153. Srikrishnan Kris V., Smart-cut process for the production of thin semiconductor material films.
  154. Bruel Michel,FRX, Structure having cavities and process for producing such a structure.
  155. Drews Klaus (Halstenbek DT) Krumme Jens-Peter (Hamburg DT), Substrate holder for etching thin films.
  156. Kang Sien G. ; Malik Igor J., Surface finishing of SOI substrates using an EPI process.
  157. Yoneda Kiyoshi (Hirakata JPX) Mameno Kazunobu (Kyoto JPX) Kawahara Keita (Nagaokakyo JPX) Inoue Yasunori (Osaka JPX), Surface smoothing method and method of forming SOI substrate using the surface smoothing method.
  158. Komvopoulos Kyriakos (Orinda CA) Brown Ian G. (Berkeley CA) Wei Bo (Albany CA) Anders Simone (Albany CA) Anders Andre (Albany CA) Bhatia Singh C. (Morgan Hill CA), Surface treatment of magnetic recording heads.
  159. Heinecke Rudolf A. H. (Harlow GBX) Ojha Suresh M. (Harlow GBX) Llewellyn Ian P. (Harlow GBX), Surface treatment of plastics material.
  160. Chan Chung (8 Pontiac Rd. Newton MA 02168), System for the plasma treatment of large area substrates.
  161. Jolly Gurvinder (Orleans CAX) Yung Bud K. (Ottawa CAX), Tapering sidewalls of via holes.
  162. Bruel Michel (Veurey FRX) Escaron Jean (Sassenage FRX) Labartino Joseph (Voreppe FRX), Target holder with mechanical scanning.
  163. Roberds, Brian; Doyle, Brian S., Technique to obtain high mobility channels in MOS transistors by forming a strain layer on an underside of a channel.
  164. Altoz Frank E. (Baltimore MD) Porter Richard F. (Millersville MD), Thermal switch.
  165. Salerno Jack P. (Waban MA) Zavracky Paul M. (Norwood MA) Spitzer Mark B. (Sharon MA) Dingle Brenda (Mansfield MA), Transferred single crystal arrayed devices including a light shield for projection displays.
  166. Kang Sien G. ; Malik Igor J., Treatment method of cleaved film for the manufacture of substrates.
  167. Fitzgerald Eugene A. ; Samavedam Srikanth B., Utilization of miscut substrates to improve relaxed graded silicon-germanium and germanium layers on silicon.
  168. Ecer Gunes M. (Irvine CA) Wood Susan (Pittsburgh PA) Schreurs Jan J. (Plum Boro PA), Wear resistant steel articles with carbon, oxygen and nitrogen implanted in the surface thereof.

이 특허를 인용한 특허 (3)

  1. Hydrick, Jennifer M.; Fiorenza, James, Polishing of small composite semiconductor materials.
  2. Hydrick, Jennifer M.; Fiorenza, James, Polishing of small composite semiconductor materials.
  3. Hydrick, Jennifer M.; Fiorenza, James G., Polishing of small composite semiconductor materials.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로