초록 ▼

In a particular embodiment, a multi-path bridge circuit includes a backplane input/output (I/O) interface to couple to a local backplane having at least one communication path to a processing node and includes at least one host interface adapted to couple to a corresponding at least one processor. T

In a particular embodiment, a multi-path bridge circuit includes a backplane input/output (I/O) interface to couple to a local backplane having at least one communication path to a processing node and includes at least one host interface adapted to couple to a corresponding at least one processor. The multi-path bridge circuit further includes logic adapted to identify two or more communication paths through the backplane interface to a destination memory, to divide a data block stored at a source memory into data block portions, and to transfer the data block portions in parallel from the source memory to the destination node via the identified two or more communication paths.

대표청구항 ▼

1. A multi-path bridge circuit comprising: a backplane input/output (I/O) interface to couple to a first slot of multiple slots of a local backplane, each slot of the multiple slots including a plurality of channels, each channel supporting, bi-directional communication between two of the multiple s

1. A multi-path bridge circuit comprising: a backplane input/output (I/O) interface to couple to a first slot of multiple slots of a local backplane, each slot of the multiple slots including a plurality of channels, each channel supporting, bi-directional communication between two of the multiple slots, the plurality of channels including at least one channel between a processing node at the first slot and a destination node at a second slot of the multiple slots; andlogic adapted to identify available channels through the local backplane to a second slot of the multiple slots corresponding to a destination node, the available channels including at least one channel from the first slot to a third slot and from the third slot to the second slot, the logic configure to divide a data block into a number of data block portions corresponding to a number of the available channels and to transfer the data block portions in parallel to the destination node through the available channels. 2. The multi-path bridge circuit of claim 1, further comprising: at least one host interface adapted to couple to a corresponding at least one processor;wherein the logic is integrated with the at least one processor; andwherein the at least one host interface comprises a connection to a data bus that is internal to the at least one processor. 3. The multi-path bridge circuit of claim 1, further comprising a network input/output (I/O) interface to couple to a network, wherein the logic is adapted to identify at least one network communication path to the destination node via the network and is adapted to transfer at least one of the data block portions to the destination node via the at least one network communication path. 4. The multi-path bridge circuit of claim 3, wherein the destination node comprises at least one of a destination process and a destination processor. 5. The multi-path bridge circuit of claim 3, wherein the destination node is associated with a remote device coupled to the multi-path bridge circuit via the network. 6. The multi-path bridge circuit of claim 1, further comprising an instrumentation input/output interface adapted to receive data from and provide data to at least one of a sensor and an actuator, wherein the logic is adapted to send data to and to receive data from multiple nodes via the local backplane. 7. The multi-path bridge circuit of claim 1, wherein the logic is adapted to route a received data block portion to the destination node based on a destination address associated with the received data block portion. 8. An apparatus comprising: a local backplane including multiple slots, each slot including multiple channels, each of the multiple channels to connect the slot to another slot of the multiple slots; anda plurality of multi-path bridge circuits, each multi-path bridge circuit of the plurality of multi-path bridge circuits coupled to one of the multiple slots and communicatively interconnected via the multiple channels through the local backplane, each multi-path bridge circuit of the plurality of multi-path bridge circuits adapted to identify and utilize available channels of the multiple channels through the local backplane to transfer data in parallel from a source to a destination through others of the plurality of multi-path bridge circuits, the source and the destination coupled to the local backplane through first and second multi-path bridge circuits, respectively, of the plurality, of multi-path bridge circuits. 9. The circuit device of claim 8, further comprising a plurality of network input/output (I/O) interfaces coupled to a network fabric, wherein each multi-path bridge circuit of the plurality of multi-path bridge circuits is coupled to a respective network I/O interface of the plurality of network I/O interfaces. 10. The circuit device of claim 9, wherein each multi-path bridge circuit of the plurality of multi-path bridge circuits is adapted to identify at least one available communication path through the network fabric to the destination and to utilize the at least one available communication path to transfer at least a portion of the data to the destination via the network fabric. 11. The circuit device of claim 8, wherein each multi-path bridge circuit of the plurality of multi-path bridge circuits includes segmentation logic adapted to divide a data block into data block portions corresponding to a number of the available channels and to selectively transmit the data block portions in parallel via the available channels to the destination. 12. The circuit device of claim 8, wherein the destination comprises an application process executing at a processor. 13. The circuit device of claim 8, wherein the destination comprises a memory location of a destination memory. 14. The circuit device of claim 8, wherein each multi-path bridge circuit of the plurality of multi-path bridge circuits includes a host interface responsive to at least one of a processor, a field programmable gate array (FPGA) circuit, and a logic circuit. 15. The circuit device of claim 8, wherein at least one multi-path bridge circuit of the plurality of multi-path bridge circuits is coupled to at least one of a sensor, an actuator, and a transducer. 16. The circuit device of claim 15, wherein the at least of the plurality of one multi-path bridge circuits is adapted to transmit data to one or more destinations in parallel via the available channels. 17. The circuit device of claim 8, wherein the second multi-path bridge circuit is adapted to receive portions of the data from a plurality of available channels. 18. The circuit device of claim 8, wherein each multi-path bridge circuit of the plurality of multi-path bridge circuits includes input/output (I/O) routing logic adapted to identify one or more available channels for transferring the data. 19. A method comprising: identifying available communication paths for transmitting a data block from a source to a destination through multiple channels through a local backplane and optionally via a communication path through a network fabric using a multi-path bridge circuit associated with the source, at least one of the multiple channels including a first portion from the multi-path bridge circuit to a second multi-path bridge circuit coupled to the local backplane and a second portion from the second multi-path bridge circuit to the destination;segmenting the data block stored at a source memory of the source into multiple data block portions corresponding to a number of the identified available communication paths using the multi-path bridge circuit; andconcurrently transferring the multiple data block portions from the source memory to a destination memory at the destination via the identified available communication paths. 20. The method of claim 19, wherein the identified available paths have different path lengths. 21. The method of claim 19, further comprising: receiving multiple second data block portions from multiple sources via multiple communication paths at the multi-path bridge circuit of the source;determining a memory location within the source memory for each of the multiple second data block portions; andstoring the multiple second data block portions at the determined memory locations. 22. The method of claim 19, further comprising: receiving a third data block portion from at least one source via at least one communication path;determining a destination address associated with the received third data block portion; andforwarding the received third data block portion to the destination via the local backplane based on the determined destination address. 23. The method of claim 19, wherein the destination comprises an application process executing at a processor associated with the destination. 24. The method of claim 19, wherein the destination comprises one or more processing nodes, one or more instrumentation nodes, or any combination thereof. 25. The method of claim 19, wherein the available communication paths include at least one communication path through the network fabric and at least one communication path through the local backplane. 26. The method of claim 25, wherein the source includes a first multi-path bridge circuit; wherein the destination includes a second multi-path bridge circuit; andwherein the first and second multi-path bridge circuits are connected to the local backplane. 27. The method of claim 19, wherein identifying the available communication paths comprises: identifying a direct communication path from the source to the destination; andidentifying one or more indirect communication paths to communicatively couple the source to the destination, each of the one or more indirect communication paths including a first communication path from the source to an intermediate destination and from the intermediate destination to the destination.