Equalizing method and circuit for ultracapacitors
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H02J-007/00
출원번호
US-0540281
(2009-08-12)
등록번호
US-8269469
(2012-09-18)
발명자
/ 주소
Cegnar, Erik
Jessup, Fred
Maughan, Mike
Alexander, David G.
출원인 / 주소
Ivus Industries, LLC
대리인 / 주소
Buchanan Nipper
인용정보
피인용 횟수 :
7인용 특허 :
16
초록
An equalizing method for ultracapacitor cell packs and/or series connected ultracapacitors.
대표청구항▼
1. An ultracapacitor charging method for charging a series connected string of ultracapacitor cells having a plurality of balancing circuits, said method comprising the steps of: a. specifying a voltage balance hysteresis as variable V_BAL_HYST;b. charging said string of ultracapacitor cells;c. turn
1. An ultracapacitor charging method for charging a series connected string of ultracapacitor cells having a plurality of balancing circuits, said method comprising the steps of: a. specifying a voltage balance hysteresis as variable V_BAL_HYST;b. charging said string of ultracapacitor cells;c. turning all balancing circuits off;d. measuring the voltage of each ultracapacitor cell to determine the smallest measured cell voltage;e. storing said smallest measured cell voltage as variable Vmin in a digital controller; andf. for each ultracapacitor cell in the series connected string iteratively performing the following steps by said digital controller: i) measuring the voltage of the ultracapacitor cell to set Vcell;ii) computing the difference of Vcell and Vmin;iii) comparing difference of Vcell and Vmin to V_BAL_HYST, wherein if the difference of Vcell and Vmin>V_BAL_HYST, then turning on the balancing circuit for the cell, draining current from the cell. 2. The ultracapacitor charging method of claim 1, wherein the step of measuring the voltage of each ultracapacitor cell to determine the smallest measured cell voltage is performed via an analog measurement circuit. 3. The ultracapacitor charging method of claim 1, wherein the step of charging said string of ultracapacitor cells is performed by a charger. 4. The ultracapacitor charging method of claim 1, wherein the step of specifying a voltage balance hysteresis as variable V_BAL_HYST is performed by said digital controller. 5. The ultracapacitor charging method of claim 1, wherein after a predetermined period of time has passed, steps c, d, e and f are repeated. 6. An ultracapacitor charging method for charging a series connected string of ultracapacitor cells having a plurality of balancing circuits, said method comprising the steps of: a. specifying a voltage balance hysteresis as variable V_BAL_HYST;b. charging said string of ultracapacitor cells;c. establishing a predetermined time interval; andd. performing the following steps for a period of time equal to said time interval: turning all balancing circuits off;ii. measuring the voltage of each ultracapacitor cell to determine the smallest measured cell voltage;iii. storing said smallest measured cell voltage as variable Vmin in a digital controller;iv. for each ultracapacitor cell in the series connected string iteratively performing the following steps by said digital controller: a) measuring the voltage of the ultracapacitor cell to set Vcell;b) computing the difference of Vcell and Vmin;c) comparing difference of Vcell and Vmin to V_BAL_HYST, wherein if the difference of Vcell and Vmin>V_BAL_HYST, then turning on the balancing circuit for the cell, draining current from the cell; ande. repeating step d after said period of time has passed. 7. The ultracapacitor charging method of claim 6, wherein the step of measuring the voltage of each ultracapacitor cell to determine the smallest measured cell voltage is performed via an analog measurement circuit. 8. The ultracapacitor charging method of claim 6, wherein the step of charging said string of ultracapacitor cells is performed by a charger. 9. The ultracapacitor charging method of claim 6, wherein the step of specifying a voltage balance hysteresis as variable V_BAL_HYST is performed by said digital controller. 10. An apparatus for charging a series connected string of ultracapacitor cells, said apparatus comprising: a charger for charging said string of ultracapacitor cells;a plurality of balancing circuits for draining current from the cell; anda digital controller, said digital controller specifying a voltage balance hysteresis as variable V_BAL_HYST, said digital controller turning all balancing circuits off, determining which cell has the smallest cell voltage (Vmin), wherein as the ultracapacitor cells charge said digital controller monitors the voltage of each of the ultracapacitor cells, turning the corresponding balancing circuit on for any ultracapacitor cells where the difference between the voltage of the ultracapacitor cell and Vmin>V_BAL_HYST. 11. The apparatus of claim 10, wherein an analog measurement circuit is utilized to measure the voltage of each ultracapacitor cell so that said digital controller can determine the smallest measured cell voltage. 12. The apparatus of claim 10, further comprising an artificial time delay for providing said ultracapacitor cells with an adequate time to balance, wherein after said time delay said digital controller turning all balancing circuits off, determining which cell has the smallest cell voltage (Vmin), wherein as the ultracapacitor cells charge said digital controller monitors the voltage of each of the ultracapacitor cells, turning the corresponding balancing circuit on for any ultracapacitor cells where the difference between the voltage of the ultracapacitor cell and Vmin>V_BAL_HYST. 13. The apparatus of claim 10, wherein said plurality of balancing circuits comprises at least one first balancing circuit which allows current to be drained from each ultracapacitor cell in said string. 14. The apparatus of claim 11, wherein said at least one first balancing circuit comprises a plurality of resistors, at least one MOSFET, and at least one zener diode. 15. The apparatus of claim 11, wherein said at least one first balancing circuit comprises a plurality of resistors and at least one transistor. 16. The apparatus of claim 15, wherein said at least one transistor is at least one bi-polar junction transistor. 17. The apparatus of claim 15, wherein said at least one transistor is at least one phototransistor. 18. The apparatus of claim 15, wherein said at least one transistor is at least one insulated gate bipolar transistor. 19. The ultracapacitor charging method of claim 1, further comprising the step of establishing a predetermined time interval. 20. The ultracapacitor charging method of claim 19, wherein said steps c, d, e and f are performed for a period of time equal to said time interval, and wherein step d is repeated after said period of time has passed.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (16)
Nagai,Tamiji; Yamazaki,Kazuo; Ikeda,Tamon, Apparatus for connecting secondary battery cells in series and method for controlling secondary battery cells connected in series.
Rouillard Jean,CAX ; Comte Christophe,CAX ; Hagen Ronald A. ; Knudson Orlin B. ; Morin Andre,CAX ; Ross Guy,CAX, Equalizer system and method for series connected energy storing devices.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.