IPC분류정보
국가/구분 |
United States(US) Patent
등록
|
국제특허분류(IPC7판) |
|
출원번호 |
US-0290311
(2011-11-07)
|
등록번호 |
US-8324693
(2012-12-04)
|
우선권정보 |
JP-5-269780 (1993-10-01); JP-6-191020 (1994-07-21) |
발명자
/ 주소 |
- Takemura, Yasuhiko
- Teramoto, Satoshi
|
출원인 / 주소 |
- Semiconductor Energy Laboratory Co., Ltd.
|
대리인 / 주소 |
|
인용정보 |
피인용 횟수 :
1 인용 특허 :
186 |
초록
▼
A thin film transistor of the present invention has an active layer including at least source, drain and channel regions formed on an insulating surface. A high resistivity region is formed between the channel region and each of the source and drain regions. A film capable of trapping positive charg
A thin film transistor of the present invention has an active layer including at least source, drain and channel regions formed on an insulating surface. A high resistivity region is formed between the channel region and each of the source and drain regions. A film capable of trapping positive charges therein is provided on at least the high resistivity region so that N-type conductivity is induced in the high resistivity region. Accordingly, the reliability of N-channel type TFT against hot electrons can be improved.
대표청구항
▼
1. A semiconductor device comprising: a pixel portion comprising a first thin film transistor over a substrate; anda driver circuit comprising a second thin film transistor over the substrate,wherein at least one of the first thin film transistor and the second thin film transistor comprises:a semic
1. A semiconductor device comprising: a pixel portion comprising a first thin film transistor over a substrate; anda driver circuit comprising a second thin film transistor over the substrate,wherein at least one of the first thin film transistor and the second thin film transistor comprises:a semiconductor layer on an insulating surface over the substrate, the semiconductor layer comprising a source region, a drain region, and a channel region located between the source region and the drain region;a gate electrode over the channel region with a gate insulating layer interposed therebetween;an impurity region having a lower concentration of an impurity than concentrations of the impurity in the source region and the drain region, the impurity region being provided between the channel region and at least one of the source region and the drain region;an insulating layer comprising silicon nitride over the gate electrode and the semiconductor layer, the insulating layer including a portion in contact with the gate insulating layer; anda pixel electrode over the insulating layer,wherein the gate insulating layer includes a first portion over the channel region and a second portion over the impurity region, at least a portion of the second portion is thinner than the first portion, wherein one of the source region and the drain region of the first thin film transistor is electrically connected to the pixel electrode. 2. A semiconductor device according to claim 1, wherein the gate insulating layer comprises silicon oxide. 3. A semiconductor device according to claim 1, wherein a thickness of the gate insulating layer is 500Å or less. 4. A semiconductor device according to claim 1, wherein the gate electrode and the impurity region of the second thin film transistor slightly overlap each other. 5. A semiconductor device according to claim 1, wherein a width of the impurity region of the first thin film transistor is wider than a width of the impurity region of the second thin film transistor. 6. A semiconductor device according to claim 1, wherein the first thin film transistor is an N-channel type thin film transistor. 7. A semiconductor device according to claim 1, wherein the first thin film transistor is a P-channel type thin film transistor. 8. A semiconductor device comprising: a pixel portion comprising a first thin film transistor over a substrate; anda driver circuit comprising a second thin film transistor over the substrate,wherein at least one of the first thin film transistor and the second thin film transistor comprises:a semiconductor layer on an insulating surface over the substrate, the semiconductor layer comprising a source region, a drain region, and a channel region located between the source region and the drain region;a gate electrode over the channel region with a gate insulating layer interposed therebetween;an impurity region having a lower concentration of an impurity than concentrations of the impurity in the source region and the drain region, the impurity region being provided between the channel region and at least one of the source region and the drain region; andan insulating layer comprising silicon nitride over the gate electrode and the semiconductor layer, the insulating layer including a portion in contact with the gate insulating layer; anda pixel electrode over the insulating layer,wherein the gate insulating layer covers the channel region, the source region, and the drain region,wherein the gate insulating layer includes a first portion over the channel region and a second portion over the impurity region, at least a portion of the second portion is thinner than the first portion,wherein one of the source region and the drain region of the first thin film transistor is electrically connected to the pixel electrode. 9. A semiconductor device according to claim 8, wherein the gate insulating layer comprises silicon oxide. 10. A semiconductor device according to claim 8, wherein a thickness of the gate insulating layer is 500 Å or less. 11. A semiconductor device according to claim 8, wherein the gate electrode and the impurity region of the second thin film transistor slightly overlap each other. 12. A semiconductor device according to claim 8, wherein a width of the impurity region of the first thin film transistor is wider than a width of the impurity region of the second thin film transistor. 13. A semiconductor device according to claim 8, wherein the first thin film transistor is an N-channel type thin film transistor. 14. A semiconductor device according to claim 8, wherein the first thin film transistor is a P-channel type thin film transistor. 15. A semiconductor device comprising: a pixel portion comprising a first thin film transistor over a substrate; anda driver circuit comprising a second thin film transistor over the substrate,wherein at least one of the first thin film transistor and the second thin film transistor comprises:a semiconductor layer on an insulating surface over the substrate, the semiconductor layer comprising a source region, a drain region, and a channel region located between the source region and the drain region;a gate electrode over the channel region with a gate insulating layer interposed therebetween;an impurity region having a lower concentration of an impurity than concentrations of the source region and the drain region, the impurity region being provided between the channel region and at least one of the source region and the drain region;an insulating layer comprising silicon nitride over the gate electrode and the semiconductor layer, the insulating layer including a portion in contact with the gate insulating layer; anda pixel electrode over the insulating layer,wherein the gate insulating layer extends beyond side edges of the gate electrode to cover the impurity region and an extending portion of the gate insulating layer over a portion of the impurity region is thinner than a portion of the gate insulating layer over the channel region,wherein one of the source region and the drain region of the first thin film transistor is electrically connected to the pixel electrode. 16. A semiconductor device according to claim 15, wherein the gate insulating layer comprises silicon oxide. 17. A semiconductor device according to claim 15, wherein a thickness of the gate insulating layer is 500 Å or less. 18. A semiconductor device according to claim 15, wherein the gate electrode and the impurity region of the second thin film transistor slightly overlap each other. 19. A semiconductor device according to claim 15, wherein a width of the impurity region of the first thin film transistor is wider than a width of the impurity region of the second thin film transistor. 20. A semiconductor device according to claim 15, wherein the first thin film transistor is an N-channel type thin film transistor. 21. A semiconductor device according to claim 15, wherein the first thin film transistor is a P-channel type thin film transistor. 22. A semiconductor device comprising: a pixel portion comprising a first thin film transistor over a substrate; anda driver circuit comprising a second thin film transistor over the substrate,wherein at least one of the first thin film transistor and the second thin film transistor comprises:a semiconductor layer on an insulating surface over the substrate, the semiconductor layer comprising a source region, a drain region, and a channel region located between the source region and the drain region;a gate electrode over the channel region with a gate insulating layer interposed therebetween;an impurity region having a lower concentration of an impurity than concentrations of the impurity in the source region and the drain region, the impurity region being provided between the channel region and at least one of the source region and the drain region;an insulating layer comprising silicon nitride over the gate electrode and the semiconductor layer, the insulating layer including a portion in contact with the gate insulating layer; anda pixel electrode over the insulating layer,wherein the gate insulating layer extends beyond side edges of the gate electrode to cover the source region and the drain region and an extending portion of the gate insulating layer over a portion of the impurity region is thinner than a portion of the gate insulating layer over the channel region,wherein one of the source region and the drain region of the first thin film transistor is electrically connected to the pixel electrode. 23. A semiconductor device according to claim 22, wherein the gate insulating layer comprises silicon oxide. 24. A semiconductor device according to claim 22, wherein a thickness of the gate insulating layer is 500 Å or less. 25. A semiconductor device according to claim 22, wherein the gate electrode and the impurity region of the second thin film transistor slightly overlap each other. 26. A semiconductor device according to claim 22, wherein a width of the impurity region of the first thin film transistor is wider than a width of the impurity region of the second thin film transistor. 27. A semiconductor device according to claim 22, wherein the first thin film transistor is an N-channel type thin film transistor. 28. A semiconductor device according to claim 22, wherein the first thin film transistor is a P-channel type thin film transistor.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.