Some embodiments provide an IC with configuration context switchers. The IC includes several configurable circuits, each of which configurably performs one of several operations at any given time, based on the configuration data set that it receives at that time. The IC includes several storage circ
Some embodiments provide an IC with configuration context switchers. The IC includes several configurable circuits, each of which configurably performs one of several operations at any given time, based on the configuration data set that it receives at that time. The IC includes several storage circuits for storing several configuration data sets for each of the configurable circuits. The IC also includes a context switching interconnect circuit for switchably connecting the configurable circuit to different sets of storage circuits to receive different sets of configuration data sets. The context switcher includes one or more stages for re-timing the data coming from the configuration storage elements. The stages can include interconnect circuitry or storage circuitry. Some embodiments build one of the stages in the configuration data storage elements. Some embodiments encode the configuration data bits and hence utilize a decoder in the context switcher to decode the encoded configuration data.
대표청구항▼
1. An integrated circuit (“IC”) comprising: a configurable circuit for configurably performing one of a plurality of operations based on configuration data;a set of storage circuits for storing an encoded configuration data set; andan interconnect circuit for retrieving the encoded configuration dat
1. An integrated circuit (“IC”) comprising: a configurable circuit for configurably performing one of a plurality of operations based on configuration data;a set of storage circuits for storing an encoded configuration data set; andan interconnect circuit for retrieving the encoded configuration data set from the set of storage circuits and supplying a decoded configuration data set to the configurable circuit,said interconnect circuit comprising a said decoder for decoding the encoded configuration data set to produce the decoded configuration data set for the configurable circuit. 2. The IC of claim 1, wherein the set of storage circuits is part of a plurality of sets of storage circuits of the IC for storing a plurality of encoded configuration data sets,wherein the interconnect circuit switchably connects to different sets of storage circuits to switchably provide different encoded configuration data sets to the decoder, which in turn provides different decoded configuration data sets to the configurable circuit. 3. The IC of claim 1, wherein the set of storage circuits comprises a plurality of storage circuits. 4. The IC of claim 1, wherein the set of storage circuits is a first set of storage circuits,wherein the interconnect circuit further comprises a second set of storage circuits for receiving a configuration data set from the first set of storage circuits and temporarily storing the received configuration data set before providing the received configuration data set to the decoder. 5. The IC of claim 1, wherein the set of storage circuits is part of a plurality of sets of configuration storage circuits of the IC for storing a plurality of encoded configuration data sets,wherein the interconnect circuit is switchably connected to different sets of configuration storage circuits,wherein the interconnect circuit further comprises a set of master storage circuits and a set of slave storage circuits,said set of master storage circuits for receiving different encoded configuration data sets from different sets of configuration storage circuits at different instances in time, and for temporarily storing each received particular encoded configuration data set before providing the received particular encoded configuration data set to the set of slave storage circuits,said set of slave storage circuits for receiving different encoded configuration data sets from the set of master storage circuits at different instances in time, and for providing each received encoded configuration data set to the decoder for decoding. 6. The IC of claim 1, wherein the set of storage circuits are part of a plurality of sets of configuration storage circuits of the IC for storing a plurality of encoded configuration data sets,wherein the interconnect circuit is switchably connected to different sets of configuration storage circuits,wherein the interconnect circuit further comprises a set of master storage circuits and a set of slave storage circuits,said set of master storage circuits for receiving different encoded configuration data sets from different sets of configuration storage circuits at different instances in time, and for temporarily storing each received particular encoded configuration data set before providing the received particular encoded configuration data set to the decoder to produce a decoded configuration data set,said set of slave storage circuits for receiving different decoded configuration data sets from the decoder at different instances in time, and for providing each received decoded configuration data set to the configurable circuit. 7. The IC of claim 1, wherein the interconnect circuit further comprises multiple interconnect stages for routing the configuration data,wherein the decoder receives the encoded configuration data set from the multiple interconnect stages. 8. The IC of claim 1, wherein the interconnect circuit further comprises multiple interconnect stages for routing the configuration data,wherein the decoder is between the multiple interconnect stages. 9. The IC of claim 1, wherein the interconnect circuit further comprises multiple temporary storage stages for temporarily storing the configuration data,wherein the decoder receives the encoded configuration data set from the multiple temporary storage stages. 10. The IC of claim 1, wherein the interconnect circuit further comprises multiple temporary storage stages for temporarily storing the configuration data,wherein the decoder is between the multiple temporary storage stages. 11. The IC of claim 1, wherein the configuration data set includes only one logical bit. 12. The IC of claim 1, wherein the interconnect circuit supplies each bit of the decoded configuration data set as a single physical bit to the configurable circuit. 13. The IC of claim 1, wherein the interconnect circuit supplies each bit of the decoded configuration data set as two complementary physical bits to the configurable circuit. 14. The IC of claim 1, wherein the configuration data set includes a plurality of logical bits. 15. The IC of claim 1, wherein the interconnect circuit switchably connects the configurable circuit to different sets of configuration storage circuits to receive different sets of configuration data sets, in order to allow the configurable circuit to reconfigure while the IC is operating. 16. An integrated circuit (“IC”) comprising: a configurable circuit for configurably performing one of a plurality of operations based on a received configuration data set;a plurality of storage circuits for storing a plurality of configuration data sets for the configurable circuit; andan interconnect circuit for switchably connecting the configurable circuit to different sets of storage circuits to receive different configuration data sets, said interconnect circuit comprising a set of temporary storage circuits for temporarily storing the received configuration data set, at least one of the temporary storage circuits comprising an inverter having an output that is fed back to a set of devices that, in order to ensure that the inverter's input retains a received voltage, controllably charges the inverter's input when the input receives a high voltage. 17. The IC of claim 16, wherein the set of devices comprises a pull-up circuit for periodically charging the inverter's input when the inverter's input receives the high voltage. 18. The IC of claim 17, wherein the pull-up circuit comprises a first terminal that is controlled by a periodic signal and a second terminal that is controlled by the output of the inverter. 19. An integrated circuit (“IC”) comprising: a configurable circuit for configurably performing one of a plurality of operations based on configuration data;a set of storage circuits for storing an encoded configuration data set, wherein the encoded configuration data set encodes a binary coded value; anda decoder for decoding the encoded configuration data set to produce a decoded configuration data set for the configurable circuit, wherein the decoded configuration data set comprises a one-hot signal based on the binary coded value, wherein the one-hot signal comprises a plurality of bits. 20. The IC of claim 19, wherein the decoder comprises a set of logic gates, wherein each logic gate of the set of logic gates receives a subset of the encoded configuration data set and produces one of the plurality of bits of the one-hot signal. 21. The IC of claim 20, wherein the set of logic gates comprises a set of NAND gates. 22. The IC of claim 20, wherein the set of logic gates comprises a set of NOR gates. 23. An electronic device comprising: a memory device for providing configuration data; andan integrated circuit (“IC”), the IC comprising: a configurable circuit for configurably performing one of a plurality of operations based on the configuration data;a set of storage circuits for storing an encoded configuration data set; andan interconnect circuit for retrieving the encoded configuration data set from the set of storage circuits and supplying a decoded configuration data set to the configurable circuit,said interconnect circuit comprising a decoder for decoding the encoded configuration data set to produce the decoded configuration data set for the configurable circuit. 24. The electronic device of claim 23, wherein the set of storage circuits is part of a plurality of sets of storage circuits of the IC for storing a plurality of encoded configuration data sets,wherein the interconnect circuit switchably connects to different sets of storage circuits to switchably provide different encoded configuration data sets to the decoder, which in turn provides different decoded configuration data sets to the configurable circuit. 25. The electronic device of claim 23, wherein the set of storage circuits comprises a plurality of storage circuits. 26. The electronic device of claim 23, wherein the set of storage circuits is a first set of storage circuits,wherein the interconnect circuit further comprises a second set of storage circuits for receiving a configuration data set from the first set of storage circuits and temporarily storing the received configuration data set before providing the received configuration data set to the decoder. 27. The electronic device of claim 23, wherein the set of storage circuits is part of a plurality of sets of configuration storage circuits of the IC for storing a plurality of encoded configuration data sets,wherein the interconnect circuit is switchably connected to different sets of configuration storage circuits,wherein the interconnect circuit further comprises a set of master storage circuits and a set of slave storage circuits,said set of master storage circuits for receiving different encoded configuration data sets from different sets of configuration storage circuits at different instances in time, and for temporarily storing each received particular encoded configuration data set before providing the received particular encoded configuration data set to the set of slave storage circuits,said set of slave storage circuits for receiving different encoded configuration data sets from the set of master storage circuits at different instances in time, and for providing each received encoded configuration data set to the decoder for decoding. 28. The electronic device of claim 23, wherein the set of storage circuits is part of a plurality of sets of configuration storage circuits of the IC for storing a plurality of encoded configuration data sets,wherein the interconnect circuit is switchably connected to different sets of configuration storage circuits,wherein the interconnect circuit further comprises a set of master storage circuits and a set of slave storage circuits,said set of master storage circuits for receiving different encoded configuration data sets from different sets of configuration storage circuits at different instances in time, and for temporarily storing each received particular encoded configuration data set before providing the received particular encoded configuration data set to the decoder to produce a decoded configuration data set,said set of slave storage circuits for receiving different decoded configuration data sets from the decoder at different instances in time, and for providing each received decoded configuration data set to the configurable circuit.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (244)
Ting, Benjamin S., Architecture and interconnect scheme for programmable logic circuits.
Azegami Kengo,JPX ; Yamashita Koichi,JPX, Chain-connected shift register and programmable logic circuit whose logic function is changeable in real time.
Trimberger Stephen M. (San Jose CA) Carberry Richard A. (Los Gatos CA) Johnson Robert A. (San Jose CA) Wong Jennifer (Fremont CA), Configuration modes for a time multiplexed programmable logic device.
Wakayama Shigetoshi,JPX ; Gotoh Kohtaroh,JPX ; Saito Miyoshi,JPX ; Ogawa Junji,JPX, Destructive read type memory circuit, restoring circuit for the same and sense amplifier.
Inoue Kazunari (Hyogo JPX) Fudeyasu Yoshio (Hyogo JPX), Dual port memory effecting transfer of data between a serial register and an arbitrary memory block.
Nguyen Bai ; Agrawal Om P. ; Sharpe-Geisler Bradley A. ; Wong Jack T. ; Chang Herman M., Efficient interconnect network for use in FPGA device having variable grain architecture.
Kant,Shree; Tam,Kenway; Kongetira,Poonacha P.; Lin,Yuan Jung D; Liu,Zhen W.; Aingaran,Kathirgamar, Efficient method of data transfer between register files and memories.
Agrawal, Om P.; Fontana, Fabiano; Bosco, Gilles M., Enhanced CPLD macrocell module having selectable bypass of steering-based resource allocation and methods of use.
Tavana Danesh (Mountain View CA) Yee Wilson K. (Tracy CA) Holen Victor A. (Saratoga CA), FPGA architecture with repeatable tiles including routing matrices and logic matrices.
Iadanza Joseph Andrew ; Kilmoyer Ralph David ; Laramie Michael Joseph ; Seidel Victor Paul ; Zittritsch Terrance John, Field programmable memory array.
Popli Sanjay (Sunnyvale CA) Pickett Scott (Los Gatos CA) Hawley David (Belmont CA), Flexible high impedance control in a cole cell in a configurable logic array.
Bennett David Wayne (Louisville CO) Dellinger Eric Ford (Boulder CO) Manaker ; Jr. Walter A. (Boulder CO) Stern Carl M. (Boulder CO) Troxel William R. (Longmont CO) Young Jay Thomas (Louisville CO), Frequency driven layout and method for field programmable gate arrays.
Rostoker Michael D. ; Koford James S. ; Scepanovic Ranko ; Jones Edwin R. ; Padmanahben Gobi R. ; Kapoor Ashok K. ; Kudryavtsev Valeriy B.,RUX ; Andreev Alexander E.,RUX ; Aleshin Stanislav V.,RUX ; , Hexagonal field programmable gate array architecture.
Vorbach,Martin; M체nch,Robert, Internal bus system for DFPS and units with two-or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexity.
Goetting F. Erich (Cupertino CA) Trimberger Stephen M. (San Jose CA), Logic cell for field programmable gate array having optional internal feedback and optional cascade.
Norman Kevin A. ; Patel Rakesh H. ; Sample Stephen P. ; Butts Michael R., Look-up table based logic element with complete permutability of the inputs to the secondary signals.
Ghia, Atul V.; Vadi, Vasisht M.; Bekele, Adebabay M.; Costello, Philip D.; Verma, Hare K., Low jitter clock for a physical media access sublayer on a field programmable gate array.
Furumochi Kazuto,JPX ; Seino Junji,JPX, MOS static RAM with improved soft error resistance; high-level supply voltage drop detection circuit and complementary.
Sharpe-Geisler Bradley A. (San Jose CA), Macrocell and clock signal allocation circuit for a programmable logic device (PLD) enabling PLD resources to provide mu.
Chiang David (Saratoga CA) Lee Napoleon W. (Fremont CA) Ho Thomas Y. (Milpitas CA) Harrison David A. (Cupertino CA) Kucharewski ; Jr. Nicholas (Pleasanton CA) Seltzer Jeffrey H. (San Jose CA), Macrocell with product-term cascade and improved flip flop utilization.
Clinton Kim P. N. ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Seidel Victor Paul ; Zittritsch Terrance John, Memory cells for field programmable memory array.
Poplingher Mircea ; Chen Wenliang ; Suryanarayanan Ganesh ; Chen Wayne W. ; Lo Roger Y., Memory device for a microprocessor register file having a power management scheme and method for copying information between memory sub-cells in a single clock cycle.
Larsen Wendell Ray (Essex Junction VT) Keyser Frank Ray (Colchester VT) Worth Brian A. (Milton VT), Memory mapping method and apparatus to fold sparsely populated structures into densely populated memory columns or rows.
Hao,Eunice Y. D.; Ngai,Tony K.; Wong,Jennifer; Ching,Alvin Y., Method and apparatus for configuring the operating speed of a programmable logic device through a self-timed reference circuit.
Fuller Christine Marie ; Hartman Steven Paul ; Millham Eric Ernest, Method and system for optimizing a critical path in a field programmable gate array configuration.
Craft David John ; Gould Scott Whitney ; Keyser ; III Frank Ray ; Worth Brian, Method and system for programming a gate array using a compressed configuration bit stream.
Bailis, Robert Thomas; Kuhlmann, Charles Edward; Lingafelt, Charles Steven; Rincon, Ann Marie, Method and system for use of a field programmable function within a chip to enable configurable I/O signal timing characteristics.
Bailis, Robert Thomas; Kuhlmann, Charles Edward; Lingafelt, Charles Steven; Rincon, Ann Marie, Method and system for use of a field programmable function within a standard cell chip for repair of logic circuits.
Bailis, Robert Thomas; Kuhlmann, Charles Edward; Lingafelt, Charles Steven; Rincon, Ann Marie, Method and system for use of a field programmable interconnect within an ASIC for configuring the ASIC.
Bailis, Robert Thomas; Kuhlmann, Charles Edward; Lingafelt, Charles Steven; Rincon, Ann Marie, Method and system for use of an embedded field programmable gate array interconnect for flexible I/O connectivity.
Schmit, Herman; Butts, Michael; Hutchings, Brad L.; Teig, Steven, Method of mapping a user design defined for a user design cycle to an IC with multiple sub-cycle reconfigurable circuits.
Gould Scott Whitney ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Zittritsch Terrance John, Method of operating a field programmable memory array with a field programmable gate array.
Trimberger Stephen M. (San Jose CA) Carberry Richard A. (Los Gatos CA) Johnson Robert A. (San Jose CA) Wong Jennifer (Fremont CA), Method of time multiplexing a programmable logic device.
Gould Scott Whitney ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Zittritsch Terrance John, Programmable address decoder for field programmable memory array.
Clinton Kim P. N. (Essex Junction VT) Gould Scott W. (South Burlington VT) Hartman Steven P. (Jericho VT) Iadanza Joseph A. (Hinesburg VT) Keyser ; III Frank R. (Colchester VT) Millham Eric E. (St. G, Programmable array interconnect network.
El Gamal Abbas A. (Palo Alto CA) El-Ayat Khaled A. (Cupertino CA) Greene Jonathan W. (Palo Alto CA) Guo Ta-Pen R. (Cupertino CA) Reyneri Justin M. (Los Altos CA), Programmable interconnect architecture.
Motomura Masato,JPX, Programmable logic IC having memories for previously storing a plurality of configuration data and a method of reconfigurating same.
New Bernard J. ; Johnson Robert Anders ; Wittig Ralph ; Mohan Sundararajarao, Rapidly reconfigurable FPGA having a multiple region architecture with reconfiguration caches useable as data RAM.
Blodget, Brandon J.; McMillan, Scott P.; James-Roxby, Philip B.; Sundararajan, Prasanna; Keller, Eric R.; Curd, Derek R.; Kalra, Punit S.; LeBlanc, Richard J.; Eck, Vincent P., Reconfiguration of a programmable logic device using internal control.
Om P. Agrawal ; Claudia A. Stanley ; Xiaojie (Warren) He ; Larry R. Metzger ; Robert A. Simon ; Kerry A. Ilgenstein, Scalable architecture for high density CPLD's having two-level hierarchy of routing resources.
Clinton Kim P. N. ; Gould Scott Whitney ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Kilmoyer Ralph David ; Laramie Michael Joseph ; Seidel Victor Paul ; Zittritsch Terrance John, Selective connectivity between memory sub-arrays and a hierarchical bit line structure in a memory array.
Agrawal Om P. ; Chang Herman M. ; Sharpe-Geisler Bradley A. ; Tran Giap H., Symmetrical, extended and fast direct connections between variable grain blocks in FPGA integrated circuits.
Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Kilmoyer Ralph David ; Laramie Michael Joseph, System for implementing write, initialization, and reset in a memory array using a single cell write port.
Balasubramanian,Rabindranath; Zhu,Limin; Speers,Theodore; Bakker,Gregory, System-on-a-chip integrated circuit including dual-function analog and digital inputs.
Trimberger Stephen M. (San Jose CA) Carberry Richard A. (Los Gatos CA) Johnson Robert Anders (San Jose CA) Wong Jennifer (Fremont CA), Time multiplexed programmable logic device.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.