Garbage collection for failure prediction and repartitioning
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G06F-012/00
G06F-011/30
출원번호
US-0755964
(2010-04-07)
등록번호
US-8447918
(2013-05-21)
발명자
/ 주소
Sprinkle, Robert S.
Borchers, Albert T.
Swing, Andrew T.
출원인 / 주소
Google Inc.
대리인 / 주소
Brake Hughes Bellermann LLP
인용정보
피인용 횟수 :
7인용 특허 :
55
초록▼
A method of formatting a data storage device that includes a plurality of flash memory chips includes monitoring a failure rate of memory blocks of one or more flash memory chips of a storage device that has a first usable size for user space applications, estimating a future usable size of the data
A method of formatting a data storage device that includes a plurality of flash memory chips includes monitoring a failure rate of memory blocks of one or more flash memory chips of a storage device that has a first usable size for user space applications, estimating a future usable size of the data storage device based on the monitored failure rate, and defining, via a host coupled to the data storage device, a second usable size of the data storage device for user space applications based on the monitored failure rate.
대표청구항▼
1. A method of formatting a data storage device, wherein the device includes a plurality of flash memory chips, the method comprising: monitoring a failure rate of memory blocks of one or more flash memory chips of a storage device, wherein the storage device has a first usable size for user space a
1. A method of formatting a data storage device, wherein the device includes a plurality of flash memory chips, the method comprising: monitoring a failure rate of memory blocks of one or more flash memory chips of a storage device, wherein the storage device has a first usable size for user space applications;estimating a future usable size of the data storage device based on the monitored failure rate; anddefining, via a host coupled to the data storage device, a second usable size of the data storage device for user space applications based on the monitored failure rate. 2. The method of claim 1, further comprising: writing valid data stored on the data storage device to a location off of the data storage device;reformatting the data storage device to have the second usable size; andwriting at least a portion of the valid data to the reformatted data storage device from the location off the data storage device back to the data storage device. 3. The method of claim 1, wherein monitoring the failure rate of the memory blocks includes monitoring the failure rate of the memory blocks as a function of a number of write-erase cycles performed on the blocks. 4. The method of claim 1, wherein monitoring the failure rate of the memory blocks includes storing information about a number of successful write-erase operations performed on each of the memory blocks. 5. The method of claim 1, further comprising: monitoring an amount of valid data stored on the storage device,wherein defining, via the host coupled to the data storage device, the second usable size of the data storage device for user space applications is additionally based on the amount of valid data stored on the storage device. 6. The method of claim 1, wherein estimating the future usable size of the data storage device includes fitting data about the monitored failure rate of the memory blocks to a theoretical curve that characterizes a failure probability of a block. 7. The method of claim 1, wherein: the storage device includes a first partition that includes a first subset of the plurality of flash memory chips and a second partition that includes a second subset of the plurality of flash memory chips, andthe first subset does not include any memory chips of the second subset and wherein the second subset does not include any memory chips of the first subset,the method further comprising: monitoring a failure rate of memory blocks of one or more flash memory chips of the first partition, wherein the first partition has a first usable size for user space applications;estimating a future usable size of the first partition based on the monitored failure rate; anddefining, via the host coupled to the data storage device, a second usable size of the first partition for user space applications based on the monitored failure rate. 8. The method of claim 7, wherein a usable size of the second partition remains constant while the second usable size of the first partition is defined. 9. An apparatus comprising: a flash memory data storage device that includes a plurality of flash memory chips; anda host operably coupled to the data storage device via an interface, the host including: a wear monitoring engine configured to monitor a failure rate of memory blocks of one or more of the flash memory chips;a modeling engine configured to estimate a future usable size of the data storage device based on the monitored failure rate; anda formatting engine configured to format the data storage device to have a first usable size for user space applications; and configured to format the data storage device to have a second usable size for user space applications based on the monitored failure rate. 10. The apparatus of claim 9, wherein the formatting engine is further configured to: write valid data stored on the data storage device to a location off of the data storage device;reformat the data storage device to have the second usable size; andwrite at least a portion of the valid data to the reformatted data storage device from the location off of the data storage device back to the data storage device. 11. The apparatus of claim 9, wherein monitoring the failure rate of the memory blocks includes monitoring the failure rate of the memory blocks as a function of a number of write-erase cycles performed on the blocks. 12. The apparatus of claim 9, wherein the host further includes a memory configured to store information about a number of successful write-erase operations performed on each of the memory blocks. 13. The apparatus of claim 9, wherein the host further includes a configuration detection engine configured to monitor an amount of valid data stored on the storage device, and wherein defining the second usable size of the data storage device for user space applications is additionally based on the amount of valid data stored on the storage device. 14. The apparatus of claim 13, wherein estimating the future usable size of the data storage device includes fitting data about the monitored failure rate of the memory blocks to a theoretical curve that characterizes a failure probability of a block. 15. The apparatus of claim 9, wherein the host further includes a partition engine configured to partition the data storage device into a first partition that includes a first subset of the plurality of flash memory chips and a second partition that includes a second subset of the plurality of flash memory chips, wherein the first subset does not include any memory chips of the second subset and wherein the second subset does not include any memory chips of the first subset, and wherein the wear monitoring engine is further configured to monitor a failure rate of memory blocks of one or more flash memory chips of the first partition, wherein the first partition has a first usable size for user space applications,wherein the modeling engine is further configured to estimate a future usable size of the first partition based on the monitored failure rate, andwherein the formatting engine is further configured to define a second usable size of the first partition for user space applications based on the monitored failure rate. 16. The apparatus of claim 15, wherein a usable size of the second partition remains constant while the second usable size of the first partition is defined.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (55)
Strecker William D. (Stow Harvard MA) Stewart Robert E. (Stow Harvard MA) Fuller Samuel (Harvard MA), Apparatus for transferring blocks of information from one node to a second node in a computer network.
Clark,Scott D.; Willenborg,Scott M., Command ordering among commands in multiple queues using hold-off vector generated from in-use vector and queue dependency scorecard.
Matsunami Naoto,JPX ; Kan Masayuki ; Kaneda Yasunori,JPX ; Yagisawa Ikuya,JPX ; Oeda Takashi,JPX ; Arakawa Hiroshi,JPX, Computer system with a reduced number of command end interrupts from auxiliary memory unit and method of reducing the nu.
Swing, Andrew T.; Sprinkle, Robert S.; Borchers, Albert T., Data storage device capable of recognizing and controlling multiple types of memory chips operating at different voltages.
Panner Bryan K. ; Hoskins Timothy Lee ; Napolitano Richard, File array communications interface for communicating between a host computer and an adapter.
Rubinson Barry L. (Colorado Springs CO) Gardner Edward A. (Colorado Springs CO) Grace William A. (Colorado Springs CO) Lary Richard F. (Colorado Springs CO) Keck Dale R. (Colorado Springs CO), Interface between a pair of processors, such as host and peripheral-controlling processors in data processing systems.
Short Robert T. ; Parchem John M. ; Cutler David N., Method and apparatus for reducing the rate of interrupts by generating a single interrupt for a group of events.
Langan John A. (Austin TX) Winter Marlan L. (Austin TX) Sibigtroth James M. (Round Rock TX), Queue system having a time-out feature and method therefor.
Satori,Kenichi; Tsutsui,Keiichi; Nakanishi,Kenichi; Bando,Hideaki; Okubo,Hideaki; Aoki,Yoshitaka; Konno,Tamaki, Storage device using interleaved memories to control power consumption.
Day, Michael Norman; Hofstee, Harm Peter; Johns, Charles Ray; Liu, Peichum Peter; Truong, Thuong Quang; Yamazaki, Takeshi, System for asynchronous DMA command completion notification wherein the DMA command comprising a tag belongs to a plurality of tag groups.
Okin, Kenneth Alan; Moussa, George; Ganapathy, Kumar; Karamcheti, Vijay; Parekh, Rajesh, Systems and apparatus with programmable memory control for heterogeneous main memory.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.