Process for the transfer of a thin film comprising an inclusion creation step
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-021/302
H01L-021/30
출원번호
US-0977757
(2010-12-23)
등록번호
US-8470712
(2013-06-25)
우선권정보
FR-97 16696 (1997-12-30)
발명자
/ 주소
Moriceau, Hubert
Bruel, Michel
Aspar, Bernard
Maleville, Christophe
출원인 / 주소
Commissariat a l'Energie Atomique
대리인 / 주소
Brinks Hofer Gilson & Lione
인용정보
피인용 횟수 :
2인용 특허 :
104
초록▼
A process for transferring a thin film includes forming a layer of inclusions to create traps for gaseous compounds. The inclusions can be in the form of one or more implanted regions that function as confinement layers configured to trap implanted species. Further, the inclusions can be in the form
A process for transferring a thin film includes forming a layer of inclusions to create traps for gaseous compounds. The inclusions can be in the form of one or more implanted regions that function as confinement layers configured to trap implanted species. Further, the inclusions can be in the form of one or more layers deposited by a chemical vapor deposition, epitaxial growth, ion sputtering, or a stressed region or layer formed by any of the aforementioned processes. The inclusions can also be a region formed by heat treatment of an initial support or by heat treatment of a layer formed by any of the aforementioned processes, or by etching cavities in a layer. In a subsequent step, gaseous compounds are introduced into the layer of inclusions to form micro-cavities that form a fracture plane along which the thin film can be separated from a remainder of the substrate.
대표청구항▼
1. A process for forming a thin film from a substrate comprising the steps of: (a) forming a material layer on the substrate;(b) etching cavities in the material layer to form a gaseous compound trap zone at a depth in the substrate corresponding to a required thickness of the thin film and extendin
1. A process for forming a thin film from a substrate comprising the steps of: (a) forming a material layer on the substrate;(b) etching cavities in the material layer to form a gaseous compound trap zone at a depth in the substrate corresponding to a required thickness of the thin film and extending parallel to a surface of the substrate;(c) after etching cavities, introducing into the material layer, a dose of gaseous compounds sufficient to cause formation of micro-cavities in a fracture plane including the gaseous compound trap zone and along which the thin film can be separated from the remainder of the substrate, the gaseous compound trap zone substantially confining the gaseous compounds therein; and(d) separating the thin film from the substrate along the fracture plane and thereafter recovering the thin film. 2. The process for forming a thin film according to claim 1 further comprising filling the cavities with a material before introducing the dose of gaseous compounds. 3. The process for forming a thin film according to claim 2 wherein filling the cavities with a material comprises filling with a material having a parametric crystalline mismatch with the adjacent regions of the substrate. 4. The process for forming a thin film according to claim 1, wherein etching cavities comprises forming a patterned thin film on the material layer and etching cavities using a dry or wet etching technique to form an inclusion layer using the patterned thin film as an etching mask. 5. The process for forming a thin film according to claim 4, wherein forming a patterned thin film comprises etching a grid of openings in a thin film deposited on the material layer. 6. The process for forming a thin film according to claim 1, wherein recovering the thin film comprises placing a support in intimate contact with the substrate such that the thin film bonds to the support thereby transferring the thin film from the substrate to the support. 7. A process for forming a thin film comprising: etching openings in a surface of a substrate to form a gaseous compound trap zone at a depth in the substrate corresponding to a required thickness of the thin film and extending parallel to a surface of the substrate;after etching the openings, introducing gaseous compounds in the substrate in an amount sufficient to form micro-cavities in a fracture plane therein including the gaseous compound trap zone,wherein the openings comprise inclusions in the fracture plane that trap at least a portion of the gaseous compounds; andseparating the thin film from the substrate along the fracture plane. 8. The process for forming a thin film according to claim 7, wherein forming openings comprises forming a patterned layer on the substrate surface and etching the substrate using the patterned layer as an etch mask. 9. The process for forming a thin film according to claim 7 further comprising filling the openings with a material before introducing the gaseous compounds. 10. The process for forming a thin film according to claim 9, wherein filling the openings with a material comprises filling with a material having a parametric crystalline mismatch with the adjacent regions of the substrate. 11. The process for forming a thin film according to claim 7 further comprising applying a heat treatment to close at least a portion of the openings after introducing the gaseous compounds. 12. A process for forming a thin film comprising: providing a support having a silicon layer thereon;forming a patterned silicon nitride layer on the silicon layer;using the patterned silicon nitride layer to etch openings in the silicon layer to form a gaseous compound trap zone extending parallel to a surface of the substrate;after etching the openings, introducing gaseous compounds in the gaseous compound trap zone sufficient to form micro-cavities in a fracture plane therein,wherein the openings comprises inclusions in the fracture plane that trap at least a portion of the gaseous compounds; andseparating the thin film from the substrate along the fracture plane. 13. The process for forming a thin film according to claim 12, wherein forming a patterned silicon nitride layer comprises forming a silicon nitride layer having openings of a first lateral dimension, and wherein the openings in the silicon layer are etched to have a second dimension larger than the first dimension. 14. The process for forming a thin film according to claim 13 further comprising filling the openings in the silicon layer with a material before introducing the gaseous compounds. 15. The process for forming a thin film according to claim 14, wherein filling the openings with a material comprises filling with a material having a parametric crystalline mismatch with the adjacent regions of the substrate. 16. The process for forming a thin film according to claim 14, wherein filling the openings in the silicon layer with a material comprises depositing titanium. 17. The process for forming a thin film according to claim 16, wherein introducing gaseous compounds comprises introducing oxygen. 18. The process for forming a thin film according to claim 12 further comprising applying a heat treatment to close at least a portion of the openings after introducing the gaseous compounds. 19. The process for forming a thin film according to claim 1, wherein etching cavities in the material layer comprises one of ionic etching, selective chemical etching, or electrochemical etching. 20. The process for forming a thin film according to claim 1, wherein the gaseous compound trap zone confines the gaseous compounds within a thin, disturbed layer that is thinner that obtained by introducing a dose of gaseous compounds in the absence of etching the cavities. 21. The process for forming a thin film according to claim 7, wherein etching openings in a surface of a substrate comprises one of ionic etching, selective chemical etching, or electrochemical etching. 22. The process for forming a thin film according to claim 7, wherein the gaseous compound trap zone confines the gaseous compounds within a thin, disturbed layer that is thinner than that obtained by introducing a dose of gaseous compounds in the absence of etching the openings. 23. The process for forming a thin film according to claim 12, wherein etch openings in the silicon layer comprises one of ionic etching, selective chemical etching, or electrochemical etching. 24. The process for forming a thin film according to claim 12, wherein the gaseous compound trap zone confines the gaseous compounds within a thin, disturbed layer that is thinner than that obtained by introducing a dose of gaseous compounds in the absence of etching the openings.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (104)
Pankove ; Jacques I., Apparatus and method for maskless ion implantation.
Phillips Richard J. (Billerica MA) Glicksman Leon R. (Lynnfield MA) Larson Ralph (Bolton MA), Forced-convection, liquid-cooled, microchannel heat sinks.
Pease Roger F. (Stanford CA) Tuckerman David B. (Stanford CA) Swanson Richard M. (Los Altos CA), Heat sink and method of attaching heat sink to a semiconductor integrated circuit and the like.
Ellenberger Charles E. (Elko NV) Bower George L. (Elko NV) Snow William R. (Sunnyvale CA), Independently variably controlled pulsed R.F. plasma chemical vapor processing.
Fan John C. C. (Chestnut Hill MA) Dingle Brenda (Mansfield MA) Shastry Shambhu (Franklin MA) Spitzer Mark B. (Sharon MA) McClelland Robert W. (Norwell MA), Light emitting diode bars and arrays and method of making same.
Rouse George V. (Indialantic FL) Reinecke Paul S. (Indialantic FL) McLachlan Craig J. (Melbourne Beach FL), Manufacturing ultra-thin wafer using a handle wafer.
Beilstein ; Jr. Kenneth E. (Essex Junction VT) Bertin Claude L. (South Burlington VT) Cronin John E. (Milton VT) Howell Wayne J. (Williston VT) Leas James M. (South Burlington VT) Perlman David J. (W, Method and workpiece for connecting a thin layer to a monolithic electronic module\s surface and associated module packa.
Kloucek Franz (Wettingen CHX) Larsson Per-Olof (Nussbaumen CHX) Vogt Ernst (Remigen CHX), Method for manufacturing a laminar bond and apparatus for conducting the method.
Kamijo Hiroyuki (Yokohama JPX) Mikata Yuuichi (Kawasaki JPX), Method for manufacturing a semiconductor device and suppressing the generation of bulk microdefects near the substrate s.
Hubler Graham K. (Alexandria VA) Donovan Edward P. (Annandale VA) Van Vechten Deborah (Baltimore MD), Method for producing substoichiometric silicon nitride of preselected proportions.
Gorowitz Bernard (Clifton Park NY) Saia Richard J. (Schenectady NY) Durocher Kevin M. (Waterford NY), Method for protecting gallium arsenide mmic air bridge structures.
Eisele Dieter (Lampertheim DEX) Pape Jrgen (Brstadt DEX) Hochhut Armin (Brstadt DEX), Method for the production of a disk-shaped silicon semiconductor component with negative beveling.
Brown Dale M. (Schenectady NY) Vosburgh Kirby G. (Schenectady NY), Method of making integrated circuits utilizing ion implantation and selective epitaxial growth.
Osawa Akihiko (Tokyo JPX) Baba Yoshiro (Yokohama JPX) Kitagawa Mitsuhiko (Tokyo JPX) Tsunoda Tetsujiro (Fujisawa JPX), Method of manufacturing a semiconductor device by forming at least three regions of different lifetimes of carriers at d.
Beyer Klaus D. (Poughkeepsie NY) Hsu Louis L. (Fishkill NY) Silvestri Victor J. (Hopewell Junction NY) Yapsir Andrie S. (Pleasane Valley NY), Method of producing a thin silicon-on-insulator layer.
Godbey David J. (Bethesda MD) Hughes Harold L. (West River MD) Kub Francis J. (Severna Park MD), Method of producing a thin silicon-on-insulator layer.
Newkirk Marc S. (Newark DE) Aghajanian Michael K. (Bel Air MD) Hannon Gregory E. (North East MD) McCormick Allyn L. (Bear DE) Schiroky Gerhard H. (Hockessin DE) Rocazella Michael A. (Newark DE) Kantn, Methods for making thin metal matrix composite bodies and articles produced thereby.
Rough J. Kirkwood H. (264 S. 14th St. San Jose CA 95112) Rose Peter W. (1000 Almanor Ave. Menlo Park CA 94025), Multiple electrode plasma reactor power distribution system.
Dolins Steven B. (Dallas TX) Srivastava Aditya (Richardson TX) Flinchbaugh Bruce E. (Dallas TX) Gunturi Sarma S. (Richardson TX) Lassiter Thomas W. (Garland TX) Love Robert L. (McKinney TX), Process and apparatus for detecting aberrations in production process operations.
Deines John L. (Pleasant Valley NY) Ku San-Mei (Poughkeepsie NY) Poponiak Michael R. (Newburgh NY) Tsang Paul J. (Poughkeepsie NY), Process for forming monocrystalline silicon carbide on silicon substrates.
Bruel Michel (Veurey FRX) du Port de Poncharra Jean (St. Martin-Le-Vinoux FRX), Process for producing an insulating layer buried in a semiconductor substrate by ion implantation.
Kramler, Josef; Kuhn-Kuhnenfeld, Franz; Gerber, Hans-Adolf, Process for the manufacture of semiconductor wafers with a rear side having a gettering action.
Margail Jacques (Grenoble FRX) Stoemenos John (Salonica GRX), Process for the production of an insulating layer embedded in a semiconductor substrate by ionic implantation and semico.
Dautremont-Smith, William C.; Katz, Avishay; Koszi, Louis A.; Segner, Bryan P.; Thomas, Peter M., Rapid thermal processing method of making a semiconductor device.
Brasen Daniel (Lake Hiawatha NJ) Fitzgerald ; Jr. Eugene A. (Bridgewater NJ) Green Martin L. (New Providence NJ) Monroe Donald P. (Berkeley Heights NJ) Silverman Paul J. (Millburn NJ) Xie Ya-Hong (Fl, Semiconductor heterostructure devices with strained semiconductor layers.
Xiang-Zheng Tu (Department of Electrical Engineering ; University of Pennsylvania ; 200 S. 33rd St. Philadelphia PA 19104-6390) Yun-Yan Li (14 Beihehutong Congcheuggu Beijing CNX), Silicon diaphragm piezoresistive pressure sensor and fabrication method of the same.
Ecer Gunes M. (Irvine CA) Wood Susan (Pittsburgh PA) Schreurs Jan J. (Plum Boro PA), Wear resistant steel articles with carbon, oxygen and nitrogen implanted in the surface thereof.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.