초록 ▼

A photodetector is described along with corresponding materials, systems, and methods. The photodetector comprises an integrated circuit and at least two optically sensitive layers. A first optically sensitive layer is over at least a portion of the integrated circuit, and a second optically sensiti

A photodetector is described along with corresponding materials, systems, and methods. The photodetector comprises an integrated circuit and at least two optically sensitive layers. A first optically sensitive layer is over at least a portion of the integrated circuit, and a second optically sensitive layer is over the first optically sensitive layer. Each optically sensitive layer is interposed between two electrodes. The two electrodes include a respective first electrode and a respective second electrode. The integrated circuit selectively applies a bias to the electrodes and reads signals from the optically sensitive layers. The signal is related to the number of photons received by the respective optically sensitive layer.

대표청구항 ▼

1. An optoelectronic device comprising: an integrated circuit comprising a silicon substrate, at least one diffusion layer, at least one polysilicon layer and at least two metal layers, including at least a first metal layer and a second metal layer;an optically sensitive layer in electrical communi

1. An optoelectronic device comprising: an integrated circuit comprising a silicon substrate, at least one diffusion layer, at least one polysilicon layer and at least two metal layers, including at least a first metal layer and a second metal layer;an optically sensitive layer in electrical communication with the second metal layer, the optically sensitive layer comprising nanocrystals, the nanocrystals being colloidal quantum dots, the quantum dots including a first carrier type and a second carrier type, the first carrier type being a flowing carrier and the second carrier type being one of a substantially blocked carrier and a trapped carrier; andthe at least one polysilicon layer and the at least one diffusion layer forming a plurality of transistors in electrical communication with the optically sensitive layer through at least the second metal layer. 2. The device of claim 1, wherein the integrated circuit is a complementary metal oxide semiconductor (CMOS) integrated circuit. 3. The device of claim 1, wherein a minimum feature spacing of the integrated circuit is in a range of approximately 100 mn to 200 um. 4. The device of claim 1, wherein the at least two metal layers include metal interconnect layers. 5. The device of claim 1, wherein the second metal layer forms contacts in electrical communication with the optically sensitive layer. 6. The device of claim 5, wherein the e contacts comprise an aluminum body, a first coating and a second coating, the first coating comprising titanium nitride and positioned between the aluminum body and the optically sensitive layer, the second coating comprising titanium oxynitride and positioned between the first coating and the optically sensitive layer. 7. The device of claim 5, wherein the contacts comprise an aluminum body, a first coating and a second coating, the first coating comprising titanium nitride and positioned between the aluminum body and the optically sensitive layer, the second coating located between the first coating and the optically sensitive layer and comprising a metal selected from the group consisting of gold, platinum, palladium, nickel and tungsten. 8. The device of claim 5, wherein the contacts have a thickness less than approximately half the thickness of the first metal layer. 9. The device of claim 5, wherein the contacts have a thickness less than approximately 50 nanometers and a width in a range of approximately 100 nm to 500 nm. 10. The device of claim 5, wherein the contacts have an aspect ratio of thickness to width of at least 1:2. 11. The device of claim 5, wherein the contacts have an aspect ratio of thickness to width of at least 1:3. 12. The device of claim 5, wherein the contacts have an aspect ratio of thickness to width of at least 1:4. 13. The device of claim 5, wherein the contacts are formed from a plurality of metal sub-layers, each metal sub-layer having a thickness of less than approximately 50 nm, each metal sub-layer comprising a constituent selected from the group consisting of titanium nitride, titanium oxy nitride, gold, platinum, palladium, nickel and tungsten. 14. The device of claim 1, wherein the second metal layer consists of metal other than aluminum, the metal including at least one layer selected from the group consisting of titanium nitride, titanium oxynitride, gold, platinum, palladium, nickel and tungsten. 15. The device of claim 1, wherein the second metal layer consists of metal other than copper, the metal including at least one layer selected from the group consisting of titanium nitride, titanium oxynitride, gold, platinum, palladium, nickel and tungsten. 16. The device of claim 1, wherein the second metal layer comprises a constituent selected from the group consisting of titanium nitride, titanium oxynitride, gold, platinum, palladium, nickel and tungsten. 17. The device of claim 1, wherein the optically sensitive layer makes direct contact with the second metal layer. 18. The device of claim 1, wherein the optically sensitive layer comprises a coating on the second metal layer. 19. The device of claim 1, wherein the first metal layer has a thickness in the range of approximately 100 nm to 500 nm. 20. The device of claim 1, wherein the metal layers comprise at least one additional metal layer between the first metal layer and the second metal layer. 21. The device of claim 20, wherein each of the first metal layer and the at least one additional metal layer comprises aluminum. 22. The device of claim 20, wherein each of the first metal layer and the at least one additional metal layer comprises aluminum and titanium nitride. 23. The device of claim 20, wherein each of the first metal layer and the at least one additional metal layer excludes aluminum. 24. The device of claim 20, wherein each of the first metal layer and the at least one additional metal layer excludes copper. 25. The device of claim 1, wherein the metal layers comprise at least two additional metal layers between the first metal layer and the second metal layer. 26. The device of claim 1, wherein the metal layers comprise at least three additional metal layers between the first metal layer and the second metal layer. 27. The device of claim 1, wherein the metal layers comprise at least four additional metal layers between the first metal layer and the second metal layer. 28. The device of claim 1, wherein the first metal layer has a first thickness dimension and the second metal layer has a second thickness dimension. 29. The device of claim 28, wherein the first thickness dimension is less than the second thickness dimension. 30. The device of claim 28, wherein the first thickness dimension is greater than the second thickness dimension. 31. The device of claim 28, wherein the firs thickness dimension is approximately equivalent to the second thickness dimension. 32. The device of claim 1, wherein the first metal layer has a first aspect ratio and the second metal layer has a second aspect ratio. 33. The device of claim 32, wherein the first aspect ratio is relatively high. 34. The device of claim 32, wherein the first aspect ratio is relatively low. 35. The device of claim 32, wherein the second aspect ratio is relatively high. 36. The device of claim 32, wherein the second aspect ratio is relatively low. 37. The device of claim 32, wherein the first aspect ratio is approximately equivalent to the second aspect ratio. 38. The device of claim 1, wherein the integrated circuit results from 0.13 um CMOS processing. 39. The device of claim 1, wherein the integrated circuit results from 0.18 um CMOS processing. 40. The device of claim 1, wherein a non-linear relationship exists between electrical characteristics of the optically sensitive layer and intensity of light absorbed by the optically sensitive layer, wherein a continuous function represents the non-linear relationship. 41. The device of claim 1, wherein a rate of the current flow through the optically sensitive layer has a non-linear relationship with intensity of the light absorbed by the optically sensitive layer. 42. The device of claim 1, wherein gain of the optically sensitive layer has a non-linear relationship with intensity of the light absorbed by the optically sensitive layer. 43. The device of claim 1, wherein the optically sensitive layer has photoconductive gain when a voltage difference is applied across the optically sensitive layer and the optically sensitive layer is exposed to light. 44. The device of claim 1, wherein persistence of the optically sensitive layer is approximately in a range of 1 ms to 200 ms. 45. The device of claim 1, comprising at least one electrode, wherein the optically sensitive material with the electrode is non-rectifying. 46. The device of claim 1, wherein the optically sensitive layer has a surface area determined by a width dimension and a length dimension. 47. The device of claim 46, wherein the width dimension is approximately 2 um. 48. The device of claim 46, wherein the length dimension is approximately 2 um. 49. The device of claim 46, wherein the width dimension is approximately 2 um and the length dimension is approximately 2 um. 50. The device of claim 46, wherein the width dimension is less than approximately 2 um. 51. The device of claim 46, wherein the length dimension is less than approximately 2 um. 52. The device of claim 46, wherein the width dimension is less than approximately 2 um and the length dimension is less than approximately 2 um. 53. The device of claim 1, wherein the optically sensitive layer comprises a continuous film of interconnected nanocrystal particles. 54. The device of claim 53, wherein the nanocrystal particles comprise a plurality of nanocrystal cores and a shell over the plurality of nanocrystal cores. 55. The device of claim 54, wherein the plurality of nanocrystal cores are fused. 56. The device of claim 54, wherein a physical proximity of the nanocrystal cores of adjacent nanocrystal particles provides electrical communication between the adjacent nanocrystal particles. 57. The device of claim 56, wherein the physical proximity includes a separation distance of less than approximately 0.5 nm. 58. The device of claim 56, wherein the electrical communication includes a hole mobility of at least approximately 1E-5 square centimeter per volt-second across the nanocrystal particles. 59. The device of claim 54, wherein the plurality of nanocrystal cores are electrically interconnected with linker molecules. 60. The device of claim 59, wherein the linker molecules include bidentate linker molecules. 61. The device of claim 60, wherein the linker molecules include ethanedithiol. 62. The device of claim 60, wherein the linker molecules include benzenedithiol. 63. The device of claim 1, wherein the optically sensitive layer comprises a unipolar photoconductive layer including a first carrier type and a second carrier type, wherein a first mobility of the first carrier type is higher than a second mobility of the second carrier type. 64. The device of claim 63, wherein the first carrier type is electrons and the second carrier type is holes. 65. The device of claim 63, wherein the first carrier type is holes and the second carrier type is electrons. 66. The device of claim 1, wherein the optically sensitive layer comprises a nanocrystal material having photoconductive gain and a responsivity of at least approximately 0.4 amps/volt (A/V). 67. The device of claim 66, wherein the responsivity is achieved under a bias approximately in a range of 0.5 volts to 5 volts. 68. The device of claim 1, wherein the optically sensitive layer comprises nanocrystals of a material having a bulk bandgap, and wherein the nanocrystals are quantum confined to have an effective bandgap more than twice the bulk bandgap. 69. The device of claim 1, wherein the optically sensitive layer includes nanocrystals comprising nanoparticles, wherein a nanoparticle diameter of the nanoparticles is less than a Bohr exciton radius of bound electron-hole pairs within the nanoparticle. 70. The device of claim 1, wherein the optically sensitive layer comprises monodisperse nanocrystals. 71. The device of claim 1, wherein the optically sensitive layer comprises at least one of a wavelength-selective light-absorbing material and a photoconductive material. 72. The device of claim 1, comprising an array of curved optical elements that determine a distribution of intensity across the optically sensitive layer. 73. The device of claim 1, wherein the optically sensitive layer comprises substantially fused nanocrystal cores having a dark current density less than approximately 0.1 nA/cm2. 74. The device of claim 1, wherein the colloidal quantum dots include organic ligands, wherein a flow of at least one of the first carrier type and the second carrier type is related to the organic ligands. 75. The device of claim 1, wherein the optically sensitive layer can be biased as both a current sink and a current source. 76. The device of claim 1, wherein the optically sensitive layer comprises closely-packed semiconductor nanoparticle cores. 77. The device of claim 76, wherein each core is partially covered with an incomplete shell, where the shell produces trap states having substantially a single time constant. 78. The device of claim 77, wherein the nanoparticle cores comprise PbS partially covered with a shell comprising PbSO3. 79. The device of claim 76, wherein the nanoparticle cores are passivated using ligands of at least two substantially different lengths. 80. The device of claim 76, wherein the nanoparticle cores are passivated using at least one ligand of at least one length. 81. The device of claim 76, wherein the nanoparticle cores are passivated and crosslinked using at least one crosslinking molecule of at least one length. 82. The device of claim 81, wherein the crosslinking molecule is a conductive crosslinker. 83. The device of claim 76, wherein each nanoparticle core is covered with a shell, where the shell comprises PbSO3. 84. The device of claim 76, wherein the nanoparticle cores comprise PbS that is partially oxidized and substantially lacking in PbSO4 (lead sulfate). 85. The device of claim 1, wherein the optically sensitive layer comprises a nanocrystalline solid, wherein at least a portion of a surface of the nanocrystalline solid is oxidized. 86. The device of claim 85, wherein a composition of the nanocrystalline solid excludes a first set of native oxides and includes a second set of native oxides. 87. The device of claim 86, wherein the first set of native oxides includes PbSO4 (lead sulfate) and the second set of native oxides includes PbSO3. 88. The device of claim 85, wherein trap states of the nanocrystalline solid provide persistence, wherein an energy to escape from a predominant trap state is less than or equal to approximately 0.1 eV. 89. The device of claim 88, comprising a non-predominant trap state, wherein an energy to escape from the non-predominant trap state is greater than or equal to approximately 0.2 eV. 90. The device of claim 1, comprising a continuous transparent layer, the continuous transparent layer comprising substantially transparent material, wherein the continuous transparent layer at least partially covers the optically sensitive layer. 91. The device of claim 1, comprising an adhesion layer anchoring constituents of the optically sensitive layer to circuitry of the integrated circuit. 92. An optoelectronic device comprising: an integrated circuit comprising a silicon substrate, at least one diffusion layer, at least one polysilicon layer and at least two metal layers, including at least a first metal layer and a second metal layer;a coating on the second metal layer, the coating comprising an optically sensitive layer in electrical communication with the second metal layer, the optically sensitive layer comprising nanocrystals, the nanocrystals being colloidal quantum dots, the quantum dots including a first carrier type and a second carrier type, the first carrier type being a flowing carrier and the second carrier type being one of a substantially blocked carrier and a trapped carrier; andthe at least one polysilicon layer and the at least one diffusion layer forming a plurality of transistors in electrical communication with the optically sensitive layer through at least the second metal layer. 93. An optoelectronic device comprising: an integrated circuit comprising a silicon substrate, at least one diffusion layer, at least one polysilicon layer and at least two metal layers, including at least a first metal layer and a second metal layer, wherein the at least two metal layers include metal interconnect layers;an optically sensitive layer in electrical communication with the second metal layer, the optically sensitive layer comprising nanocrystals, the nanocrystals being colloidal quantum dots, the quantum dots including a first carrier type and a second carrier type, the first carrier type being a flowing carrier and the second carrier type being one of a substantially blocked carrier and a trapped carrier; andthe at least one polysilicon layer and the at least one diffusion layer forming a plurality of transistors in electrical communication with the optically sensitive layer through at least the second metal layer. 94. An optoelectronic device comprising: an integrated circuit comprising a silicon substrate, at least one diffusion layer, at least one polysilicon layer and at least two metal layers, including at least a first metal layer and a second metal layer, wherein the integrated circuit is a complementary metal oxide semiconductor (CMOS) integrated circuit;an optically sensitive layer in electrical communication with the second metal layer, the optically sensitive layer comprising nanocrystals, the nanocrystals being colloidal quantum dots, the quantum dots including a first carrier type and a second carrier type, the first carrier type being a flowing carrier and the second carrier type being one of a substantially blocked carrier and a trapped carrier; andthe at least one polysilicon layer and the at least one diffusion layer forming a plurality of transistors in electrical communication with the optically sensitive layer through at least the second metal layer. 95. An optoelectronic device comprising: an integrated circuit comprising a silicon substrate, at least one diffusion layer, at least one polysilicon layer and at least two metal layers, including at least a first metal layer and a second metal layer;an optically sensitive layer in electrical communication with the second metal layer, wherein the second metal layer forms contacts in electrical communication with the optically sensitive layer, the optically sensitive layer comprising nanocrystals, the nanocrystals being colloidal quantum dots, the quantum dots including a first carrier type and a second carrier type, the first carrier type being a flowing carrier and the second carrier type being one of a substantially blocked carrier and a trapped carrier; andthe at least one polysilicon layer and the at least one diffusion layer forming a plurality of transistors in electrical communication with the optically sensitive layer through at least the second metal layer. 96. An optoelectronic device comprising: an integrated circuit comprising a silicon substrate, at least one diffusion layer, at least one polysilicon layer and at least two metal layers, including at least a first metal layer and a second metal layer;an optically sensitive layer in electrical communication with the second metal layer, the optically sensitive layer comprising nanocrystals, the nanocrystals being colloidal quantum dots, the quantum dots including a first carrier type and a second carrier type, the first carrier type being a flowing carrier and the second carrier type being one of a substantially blocked carrier and a trapped carrier, wherein the second metal layer forms contacts in electrical communication with the optically sensitive layer, wherein the contacts comprise an aluminum body, a first coating and a second coating; andthe at least one polysilicon layer and the at least one diffusion layer forming a plurality of transistors in electrical communication with the optically sensitive layer through at least the second metal layer. 97. An optoelectronic device comprising: an integrated circuit comprising a silicon substrate, at least one diffusion layer, at least one polysilicon layer and at least two metal layers, including at least a first metal layer and a second metal layer;an optically sensitive layer in electrical communication with the second metal layer, the optically sensitive layer comprising nanocrystals, the nanocrystals being colloidal quantum dots, the quantum dots including a first carrier type and a second carrier type, the first carrier type being a flowing carrier and the second carrier type being one of a substantially blocked carrier and a trapped carrier, wherein the second metal layer forms contacts in electrical communication with the optically sensitive layer, wherein the contacts comprise an aluminum body, a first coating and a second coating, the first coating comprising titanium nitride and positioned between the aluminum body and the optically sensitive layer, the second coating comprising titanium oxynitride and positioned between the first coating and the optically sensitive layer; andthe at least one polysilicon layer and the at least one diffusion layer forming a plurality of transistors in electrical communication with the optically sensitive layer through at least the second metal layer. 98. An optoelectronic device comprising: an integrated circuit comprising a silicon substrate, at least one diffusion layer, at least one polysilicon layer and at least two metal layers, including at least a first metal layer and a second metal layer;an optically sensitive layer in electrical communication with the second metal layer, the optically sensitive layer comprising nanocrystals, the nanocrystals being colloidal quantum dots, the quantum dots including a first carrier type and a second carrier type, the first carrier type being a flowing carrier and the second carrier type being one of a substantially blocked carrier and a trapped carrier, wherein the second metal layer forms contacts in electrical communication with the optically sensitive layer, wherein the contacts comprise an aluminum body, a first coating and a second coating, the first coating comprising titanium nitride and positioned between the aluminum body and the optically sensitive layer, the second coating located between the first coating and the optically sensitive layer and comprising a metal selected from the group consisting of gold, platinum, palladium, nickel and tungsten; andthe at east one polysilicon layer and the at least one diffusion layer forming a plurality of transistors in electrical communication with the optically sensitive layer through at least the second metal layer. 99. An optoelectronic device comprising: an integrated circuit comprising a silicon substrate, at least one diffusion layer, at least one polysilicon layer and at least two metal layers, including at least a first metal layer and a second metal layer, the second metal layer comprising metal other than aluminum;an optically sensitive layer in electrical communication with the second metal layer, the optically sensitive layer comprising nanocrystals, the nanocrystals being colloidal quantum dots, the quantum dots including a first carrier type and a second carrier type, the first carrier type being a flowing carrier and the second carrier type being one of a substantially blocked carrier and a trapped carrier; andthe at least one polysilicon layer and the at least one diffusion layer forming a plurality of transistors in electrical communication with the optically sensitive layer through at least the second metal layer. 100. An optoelectronic device comprising: an integrated circuit comprising a silicon substrate, at least one diffusion layer, at least one polysilicon layer and at least two metal layers, including at least a first metal layer and a second metal layer, the second metal layer comprising metal other than copper;an optically sensitive layer in electrical communication with the second metal layer, the optically sensitive layer comprising nanocrystals, the nanocrystals being colloidal quantum dots, the quantum dots including a first carrier type and a second carrier type, the first carrier type being a flowing carrier and the second carrier type being one of a substantially blocked carrier and a trapped carrier; andthe at least one polysilicon layer and the at least one diffusion layer forming a plurality of transistors in electrical communication with the optically sensitive layer through at least the second metal layer. 101. An optoelectronic device comprising: an integrated circuit comprising a silicon substrate, at least one diffusion layer, at least one polysilicon layer and at least two metal layers, including at least a first metal layer and a second metal layer, the second metal layer comprising a constituent selected from the group consisting of titanium nitride, titanium oxynitride, gold, platinum, palladium, nickel and tungsten;an optically sensitive layer in electrical communication with the second metal layer, the optically sensitive layer comprising nanocrystals, the nanocrystals being colloidal quantum dots, the quantum dots including a first carrier type and a second carrier type, the first carrier type being a flowing carrier and the second carrier being one of a substantially blocked carrier and a trapped carrier; andthe at least one polysilicon layer and the at least one diffusion layer forming a plurality of transistors in electrical communication with the optically sensitive layer through at least the second metal layer. 102. A method comprising: producing an integrated circuit comprising a silicon substrate, at least one diffusion layer, at least one polysilicon layer and at least two metal layers, including at least a first metal layer and a second metal layer; andproducing an optically sensitive layer in electrical communication with the second metal layer, the optically sensitive layer comprising nanocrystals, the nanocrystals being colloidal quantum dots, the quantum dots including a first carrier type and a second carrier type, the first carrier type being a flowing carrier and the second carrier type being one of a substantially blocked carrier and a trapped carrier, wherein the at least one polysilicon layer and the at least one diffusion layer form a plurality of transistors in electrical communication with the optically sensitive layer through at least the second metal layer. 103. An optoelectronic device comprising: an integrated circuit comprising a silicon substrate, at least one diffusion layer, at least one polysilicon layer and at least two metal layers, including at least a first metal layer and a second metal layer;an optically sensitive layer in electrical communication with the second metal layer, the optically sensitive layer comprising closely-packed semiconductor nanoparticle cores, each of the cores being partially covered with an incomplete shell, the nanoparticle cores comprising PbS partially covered with a shell comprising PbSO3, the shell to produce trap states having substantially a single time constant; andthe at least one polysilicon layer and the at least one diffusion layer forming a plurality of transistors in electrical communication with the optically sensitive layer through at least the second metal layer. 104. An optoelectronic device comprising: an integrated circuit comprising a silicon substrate, at least one diffusion layer, at least one polysilicon layer and at least two metal layers, including at least a first metal layer and a second metal layer;an optically sensitive layer in electrical communication with the second metal layer, the optically sensitive layer comprising closely-packed semiconductor nanoparticle cores, each of the nanoparticle cores being covered with a shell comprising PbSO3; andthe at least one polysilicon layer and the at least one diffusion layer forming a plurality of transistors in electrical communication with the optically sensitive layer through at least the second metal layer. 105. An optoelectronic device comprising: an integrated circuit comprising a silicon substrate, at least one diffusion layer, at least one polysilicon layer and at least two metal layers, including at least a first metal layer and a second metal layer;an optically sensitive layer in electrical communication with the second metal layer, the optically sensitive layer comprising closely-packed semiconductor nanoparticle cores, the nanoparticle cores comprising PbS that is partially oxidized and substantially lacking in PbSO4 (lead sulfate); andthe at least one polysilicon layer and the at least one diffusion layer forming a plurality of transistors in electrical communication with the optically sensitive layer through at least the second metal layer. 106. An optoelectronic device comprising: an integrated circuit comprising a silicon substrate, at least one diffusion layer, at least one polysilicon layer and at least two metal layers, including at least a first metal layer and a second metal layer;an optically sensitive layer in electrical communication with the second metal layer, the optically sensitive layer comprising a nanocrystalline solid, at least a portion of a surface of the nanocrystalline solid being oxidized, a composition of the nanocrystalline solid excluding a first set of native oxides and includes a second set of native oxides; andthe at least one polysilicon layer and the at least one diffusion layer forming a plurality of transistors in electrical communication with the optically sensitive layer through at least the second metal layer.