Semiconductor device comprising a pixel unit including an auxiliary capacitor
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-029/00
G02F-001/136
출원번호
US-0512173
(2009-07-30)
등록번호
US-8530896
(2013-09-10)
우선권정보
JP-11-191093 (1999-07-06)
발명자
/ 주소
Yamazaki, Shunpei
Arai, Yasuyuki
Koyama, Jun
출원인 / 주소
Semiconductor Energy Laboratory Co., Ltd.
대리인 / 주소
Husch Blackwell LLP
인용정보
피인용 횟수 :
1인용 특허 :
179
초록▼
A p channel TFT of a driving circuit has a single drain structure and its n channel TFT, an LDD structure. A pixel TFT has the LDD structure. A pixel electrode disposed in a pixel unit is connected to the pixel TFT through a hole bored in at least a protective insulation film formed of an inorganic
A p channel TFT of a driving circuit has a single drain structure and its n channel TFT, an LDD structure. A pixel TFT has the LDD structure. A pixel electrode disposed in a pixel unit is connected to the pixel TFT through a hole bored in at least a protective insulation film formed of an inorganic insulating material and formed above a gate electrode of the pixel TFT, and in an inter-layer insulation film disposed on the insulation film in close contact therewith. These process steps use 6 to 8 photo-masks.
대표청구항▼
1. A semiconductor device comprising: a pixel unit comprising: a semiconductor layer including a first region and a second region;a pixel TFT comprising the first region and a first gate electrode adjacent to the first region, wherein the first region comprising a first channel formation region, a f
1. A semiconductor device comprising: a pixel unit comprising: a semiconductor layer including a first region and a second region;a pixel TFT comprising the first region and a first gate electrode adjacent to the first region, wherein the first region comprising a first channel formation region, a first n type impurity region adjacent to the first channel formation region, and a second n type impurity region between the first channel formation region and the first n type impurity region;a protective insulation film disposed above the first gate electrode, the protective insulation film made of an inorganic insulating material;an inter-layer insulation film on the protective insulation film, the inter-layer insulation film made of an organic insulating material;a capacitance comprising the second region and a capacitance lead wire adjacent to the second region;an electrically conductive lead wire connected to the pixel TFT through a hole in at least the protective insulation film and the inter-layer insulation film; anda pixel electrode electrically connected to the electrically conductive lead wire and having a light transmitting property; anda driving circuit disposed around the pixel unit, the driving circuit comprising: a p channel type TFT comprising: a second gate electrode;a second channel formation region; anda p type impurity region adjacent to the second channel formation region; anda n channel type TFT comprising: a third gate electrode;a third channel formation region;a third n type impurity region adjacent to the third channel formation region; anda fourth n type impurity region between the third channel formation region and the third n type impurity region,wherein the pixel unit and the driving circuit are provided on a same substrate,wherein a concentration of the second n type impurity region is higher than a concentration of the first n type impurity region, andwherein a concentration of the fourth n type impurity region is higher than a concentration of the third n type impurity region. 2. A device according to claim 1, wherein the p channel type TFT has an offset region formed between the first channel formation region and the p type impurity region. 3. A device according to claim 2, wherein the p channel type TFT is used as at least an analog switch. 4. A device according to claim 1, further comprising: gate lead wire extending from the driving circuit and the pixel unit,wherein the gate lead wire is connected with the first gate electrode, the second gate electrode, and the third gate electrode,wherein the first gate electrode, the second gate electrode and the third gate electrode include a heat-resistant conductive material, andwherein the gate lead wire includes a low resistance conductive material. 5. A device according to claim 4, wherein the heat-resistant conductive material comprises an element selected from the group consisting of tantalum, titanium, molybdenum and tungsten, or a compound consisting of the element as a principal component, or a compound comprising the combination of the elements, or a nitride consisting of the element as a component or a silicide consisting of the element as a component. 6. A device according to claim 1, wherein the semiconductor device is one of the member selected from the group consisting of a personal computer, a video camera, a portable information terminal, a digital camera, a digital video disk player, an electronic game machine and a projector. 7. A semiconductor device comprising: a liquid crystal sandwiched between a pair of substrates;a pixel unit on one of the pair of substrates, the pixel unit comprising: a pixel TFT comprising: a first gate electrode;a first channel formation region:a first n type impurity region adjacent to the first channel formation region; anda second n type impurity region between the first channel formation region and the first n type impurity region;a protective insulation film disposed above the first gate electrode, the protective insulation film made of an inorganic insulating material;an inter-layer insulation film on the protective insulation film, the inter-layer insulation film made of an organic insulating material;an electrically conductive lead wire connected to the pixel TFT through a hole in at least the protective insulation film and the inter-layer insulation film; anda pixel electrode electrically connected to the electrically conductive lead wire and having a light transmitting property; anda driving circuit on the one of the pair of substrates, the driving circuit comprising: a p channel type TFT comprising:a second gate electrode;a second channel formation region; anda p type impurity region adjacent to the second channel formation region; anda n channel type TFT comprising: a third gate electrode;a third channel formation region;a third n type impurity region adjacent to the third channel formation region; anda fourth n type impurity region between the third channel formation region and the third n type impurity region,wherein one of the pair of substrates is bonded to the other of the pair of substrates having a transparent conductor formed thereon through at least one columnar spacer formed in superposition with the hole. 8. A device according to claim 7, wherein the p channel type TFT has an offset region formed between the first channel formation region and the p type impurity region. 9. A device according to claim 8, wherein the p channel type TFT of the driving circuit is used as an analog switch. 10. A device according to claim 7, further comprising: gate lead wire extending from the driving circuit and the pixel unit,wherein the gate lead wire is connected with the first gate electrode, the second gate electrode, and the third gate electrode,wherein the first gate electrode, the second gate electrode and the third gate electrode include a heat-resistant conductive material, andwherein the gate lead wire includes a low resistance conductive material. 11. A device according to claim 10, wherein the heat-resistant conductive material comprises an element selected from the group consisting of tantalum, titanium, molybdenum and tungsten, or a compound consisting of the element as a principal component, or a compound comprising the combination of the elements, or a nitride consisting of the element as a component or a silicide consisting of the element as a component. 12. A device according to claim 7, wherein the columnar spacer is formed on the p channel type TFT and the n channel type TFT. 13. A device according to claim 7, wherein the columnar spacer is so formed as to cover at least a source lead wire or a drain lead wire of the p channel type TFT and the n channel type TFT. 14. A device according to claim 7, wherein the semiconductor device is one of the member selected from the group consisting of a personal computer, a video camera, a portable information terminal, a digital camera, a digital video disk player, an electronic game machine and a projector. 15. A semiconductor device comprising: a first substrate;a second substrate over the first substrate;a first pixel over the first substrate; anda second pixel next to the first pixel,wherein the first pixel comprising: a semiconductor layer comprising a first region and a second region;a first insulating film over the first region and the second region;a first gate electrode over the first region with the first insulating film interposed therebetween;a conductive layer over the second region with the first insulating film interposed therebetween;a pixel electrode over the conductive layer; anda spacer between the pixel electrode and the second substrate, the spacer overlapping with the semiconductor layer, andwherein the semiconductor layer is provided in the first pixel and the second pixel. 16. The semiconductor device according to claim 15, further comprising: a second insulating film over and in contact with the first gate electrode and the first insulating film,wherein the second insulating film comprises silicon nitride. 17. The semiconductor device according to claim 16, further comprising: a contact hole provided in the first insulating film and the second insulating film; andwherein the pixel electrode electrically connected to the semiconductor layer though the contact hole. 18. The semiconductor device according to claim 15, wherein the pixel electrode overlaps the conductive layer. 19. The semiconductor device according to claim 15, wherein the first pixel further comprises a second gate electrode over the first region with the first insulating film interposed therebetween. 20. The semiconductor device according to claim 15, wherein the first pixel comprises a first transistor and a second transistor, andwherein each of the first transistor and the second transistor comprises the first insulating film and the semiconductor layer. 21. The semiconductor device according to claim 15, wherein the spacer is a columnar spacer. 22. A semiconductor device comprising: a first substrate;a second substrate over the first substrate;a first pixel over the first substrate; anda second pixel next to the first pixel,wherein the first pixel comprises: a transistor comprising a semiconductor layer;a capacitance comprising the semiconductor layer;a pixel electrode over the capacitance; anda spacer between the pixel electrode and the second substrate, the spacer overlapping with the semiconductor layer, andwherein the semiconductor layer extends to the second pixel. 23. The semiconductor device according to claim 22, wherein the pixel electrode overlaps the capacitance. 24. The semiconductor device according to claim 22, wherein the first pixel further comprises a second transistor comprising the semiconductor layer. 25. A semiconductor device comprising: a first substrate;a second substrate over the first substrate;a semiconductor layer over the first substrate, the semiconductor layer comprising a first region and a second region;a first insulating film over the first region and the second region;a first gate electrode over the first region with the first insulating film interposed there between;a capacitance lead wire over the second region with the first insulating film interposed there between;a pixel electrode over the capacitance lead wire; anda spacer between the pixel electrode and the second substrate, the spacer overlapping with the semiconductor layer,wherein the semiconductor layer is provided in two pixels next to each other, andwherein end portions of the capacitance lead wire are positioned more inwardly than end portions of the semiconductor layer. 26. The semiconductor device according to claim 25, further comprising: a second insulating film over and in contact with the first gate electrode and the first insulating film,wherein the second insulating film comprises silicon nitride. 27. The semiconductor device according to claim 25, wherein the pixel electrode overlaps the capacitance lead wire. 28. The semiconductor device according to claim 25, further comprising a second gate electrode over the first region with the first insulating film interposed therebetween. 29. A semiconductor device comprising: a first substrate;a second substrate over the first substrate;a semiconductor layer over the first substrate, the semiconductor layer comprising a first region, a second region, and a third region;a first insulating film over the first region, the second region, and the third region; anda first pixel and a second pixel next to the first pixel; the first pixel comprising: a channel region in the first region;a first gate electrode over the channel region with the first insulating film interposed therebetween;a conductive layer over the second region with the first insulating film interposed therebetween;a pixel electrode over the conductive layer; anda spacer between the pixel electrode and the second substrate, the spacer overlapping with the semiconductor layer,wherein the third region is provided in the second pixel. 30. The semiconductor device according to claim 29, further comprising: a second insulating film over and in contact with the first gate electrode and the first insulating film,wherein the second insulating film comprises silicon nitride. 31. The semiconductor device according to claim 29, wherein the third region is in contact with the first region. 32. The semiconductor device according to claim 29, wherein the pixel electrode overlaps the conductive layer. 33. The semiconductor device according to claim 29, wherein the first pixel further comprises a second gate electrode over the first region with the first insulating film interposed therebetween. 34. The semiconductor device according to claim 29, wherein the first pixel comprises a first transistor and a second transistor, andwherein each of the first transistor and the second transistor comprises the first insulating film and the semiconductor layer.
Ichikawa Takeshi,JPX ; Miyawaki Mamoru,JPX ; Kurematsu Katsumi,JPX ; Koyama Osamu,JPX, Active matrix display in which adjacent transistors share a common source region.
Ishiwata Kazuya (Yokosuka JPX) Enomoto Takashi (Zama JPX) Yoshioka Toshifumi (Hiratsuka JPX), Liquid crystal device with metal oxide masking films with breaks between films under metal lead electrodes.
Watanabe Yoshihiro (Yokohama JPX) Nakamura Hiroki (Chigasaki JPX) Sugawara Takako (Kawasaki JPX), Liquid crystal display apparatus having gap adjusting means under the sealing region.
Kurauchi Shoichi,JPX ; Miyazaki Daisuke,JPX ; Hatoh Hitoshi,JPX ; Akiyoshi Muneharu,JPX ; Midorikawa Teruyuki,JPX, Liquid crystal display device comprising switching elements of reverse stagger type and common electrode formed over th.
Hirakata, Yoshiharu; Nishi, Takeshi; Yamazaki, Shunpei, Liquid crystal display device having a gap retaining member made of resin formed directly over the driver circuit.
Nakamura Hiroki,JPX, Liquid crystal display device having the driving circuit disposed in the seal area, with different spacer density in driving circuit area than display area.
Onishi Noriaki,JPX ; Yamada Nobuaki,JPX, Liquid crystal display device with at least 7.degree. C. liquid crystal to isotropic phase transition temperature differ.
Tamai Kazuhiko,JPX ; Koden Mitsuhiro,JPX, Liquid crystal display element with a portion of an alignment layer covers spacer is directly bonded to the alignment la.
Kim Jeong-Hyun,KRX ; Kim Woong-Kwon,KRX ; Lyu Ki-Hyun,KRX ; Park Sung-Il,KRX ; Lim Kyoung-Nam,KRX ; Lee Hoo-Young,KRX, Liquid crystal display with planarizing organic gate insulator and organic planarization layer and method for manufacturing.
Racanelli Marco (Phoenix AZ) Hwang Bor-Yuan C. (Tempe AZ) Foerstner Juergen (Mesa AZ) Huang Wen-Ling M. (Phoenix AZ), Method of adjusting a threshold voltage for a semiconductor device fabricated on a semiconductor on insulator substrate.
Mase Akira (Aichi JPX) Hiroki Masaaki (Kanagawa JPX) Takemura Yasuhiko (Kanagawa JPX) Yamazaki Shunpei (Tokyo JPX), Method of driving an LCD employing an active matrix with short pulses for gray scale.
Friend Richard H. (Cambridge NY GBX) Burroughes Jeremy H. (New York NY) Bradley Donal D. (Cambridge GBX), Method of manufacturing of electrolumineschent devices.
Lucas Kevin D. ; Pettinato Christopher D. ; Clark Wayne D. ; Filipiak Stanley M. ; Lii Yeong Jyh, Process for forming a combination hardmask and antireflective layer.
Zhang Hongyong (Kanagawa JPX) Yamazaki Shunpei (Tokyo JPX) Takemura Yasuhiko (Kanagawa JPX), Process for laser processing and apparatus for use in the same.
Takeshi Fukunaga JP, Reflection type display device having display part covered with insulating layer in which carbon-based material or pigment is dispersed.
Takemura Yasuhiko (Kanagawa JPX), Semiconductor device having a crystallized silicon thin film in which the crystallization direction is oriented either v.
Miyazaki Minoru (Kanagawa JPX) Murakami Akane (Kanagawa JPX) Cui Baochun (Kanagawa JPX) Yamamoto Mutsuo (Kanagawa JPX), Semiconductor device having a lead including aluminum.
Yamazaki, Shunpei; Tanaka, Yukio; Koyama, Jun; Osame, Mitsuaki; Murakami, Satoshi; Ohnuma, Hideto; Fujimoto, Etsuko; Kitakado, Hidehito, Semiconductor device having at least a pixel unit and a driver circuit unit over a same substrate.
Vu Duy-Phach (Taunton MA) Dingle Brenda D. (Mansfield MA) Dingle Jason E. (Mansfield MA) Cheong Ngwe (Boston MA), Single crystal silicon tiles for liquid crystal display panels including light shielding layers.
Jung Byung-Hoo,KRX ; Jin Yong-Suk,KRX ; Lee Joo-Hyung,KRX ; Hwang Chang-Won,KRX, Thin film transistor-liquid crystal display and a manufacturing method thereof.
Takayama, Toru; Sato, Keiji; Yamazaki, Shunpei, Wiring material semiconductor device provided with a wiring using the wiring material and method of manufacturing thereof.
Takayama, Toru; Sato, Keiji; Yamazaki, Shunpei, Wiring material, semiconductor device provided with a wiring using the wiring material and method of manufacturing thereof.
Takayama, Toru; Sato, Keiji; Yamazaki, Shunpei, Wiring material, semiconductor device provided with a wiring using the wiring material and method of manufacturing thereof.
Takayama,Toru; Sato,Keiji; Yamazaki,Shunpei, Wiring material, semiconductor device provided with a wiring using the wiring material and method of manufacturing thereof.
Takayama,Toru; Sato,Keiji; Yamazaki,Shunpei, Wiring material, semiconductor device provided with a wiring using the wiring material and method of manufacturing thereof.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.