Method for forming ultra-shallow boron doping regions by solid phase diffusion
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-021/22
H01L-021/38
출원번호
US-0077688
(2011-03-31)
등록번호
US-8580664
(2013-11-12)
발명자
/ 주소
Clark, Robert D.
출원인 / 주소
Tokyo Electron Limited
인용정보
피인용 횟수 :
19인용 특허 :
19
초록▼
A method for forming an ultra-shallow boron dopant region in a substrate is provided. In one embodiment, the method includes depositing, by atomic layer deposition (ALD), a boron dopant layer in direct contact with the substrate, where the boron dopant layer contains an oxide, a nitride, or an oxyni
A method for forming an ultra-shallow boron dopant region in a substrate is provided. In one embodiment, the method includes depositing, by atomic layer deposition (ALD), a boron dopant layer in direct contact with the substrate, where the boron dopant layer contains an oxide, a nitride, or an oxynitride formed by alternating gaseous exposures of boron amide precursor or an organoboron precursor and a reactant gas. The method further includes patterning the dopant layer and forming an ultra-shallow dopant region in the substrate by diffusing boron from the boron dopant layer into the substrate by a thermal treatment.
대표청구항▼
1. A method for forming an ultra-shallow boron (B) dopant region in a substrate, the method comprising: depositing, by atomic layer deposition (ALD), a boron dopant layer in direct contact with the substrate, the boron dopant layer containing (i) a nitride, or (ii) an oxynitride, wherein (i) and (ii
1. A method for forming an ultra-shallow boron (B) dopant region in a substrate, the method comprising: depositing, by atomic layer deposition (ALD), a boron dopant layer in direct contact with the substrate, the boron dopant layer containing (i) a nitride, or (ii) an oxynitride, wherein (i) and (ii) are formed by alternating gaseous exposures of a boron amide precursor or an organoboron precursor and a reactant gas, wherein in (i) the reactant gas includes NH3, and wherein in (ii) the reactant gas includes a) H2O, O2, or O3, and NH3, or b) NO, NO2, or N2O, and optionally one or more of H2O, O2, O3, and NH3;patterning the boron dopant layer; andforming the ultra-shallow boron dopant region in the substrate by diffusing boron from the patterned boron dopant layer into the substrate by a thermal treatment. 2. The method of claim 1, further comprising removing the patterned boron dopant layer from the substrate. 3. The method of claim 1, further comprising depositing a cap layer on the boron dopant layer or on the patterned boron dopant layer. 4. The method of claim 1, wherein the boron dopant layer contains the nitride. 5. The method of claim 1, wherein the boron dopant layer contains the oxynitride. 6. The method of claim 1, wherein a thickness of the boron dopant layer is 4 nm or less. 7. The method of claim 1, wherein the substrate includes a patterned mask layer defining a dopant window above the substrate and wherein the boron dopant layer is deposited in direct contact with the substrate in the dopant window. 8. The method of claim 1, wherein the substrate comprises Si, Ge, In, Ga, As, Sb, GaAs, InGaAs, InGaSb, SixGe1-x wherein 0
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (19)
Hanafi, Hussein Ibrahim; Jones, Erin C.; Murthy, Cheruvu Suryanarayana; Oldiges, Philip Joseph; Shi, Leathen, Damascene double-gate MOSFET structure and its fabrication method.
Antonelli, George Andrew; Sriram, Mandyam; Rangarajan, Vishwanathan; Subramonium, Pramod, Depositing conformal boron nitride film by CVD without plasma.
Natzle, Wesley C.; Ahlgren, David C.; Barbee, Steven G.; Cantell, Marc W.; Jagannathan, Basanth; Lanzerotti, Louis D.; Subbanna, Seshadri; Wuthrich, Ryan W., Low defect pre-emitter and pre-base oxide etch for bipolar transistors and related tooling.
King Clifford A. (Union County NJ) Park Byung G. (Scotch Plains NJ), MOS fabrication process, including deposition of a boron-doped diffusion source layer.
Hayden James D. (Austin TX) Pfiester James R. (Austin TX) Burnett David (Austin TX), Method for fabricating a semiconductor device having a shallow doped region.
Ieong,Meikei; Dokumaci,Omer H.; Kanarsky,Thomas S.; Ku,Victor, Method of manufacturing a disposable reversed spacer process for high performance recessed channel CMOS.
Luftman Henry S. (Emmaus PA) Watts Roderick K. (Summit NJ), Process for fabricating integrated circuit containing shallow junction using dopant source containing organic polymer or.
Wieczorek Karsten,DEX ; Kepler Nick ; Wang Larry ; Besser Paul R., Shallow junction formation by out-diffusion from a doped dielectric layer through a salicide layer.
Consiglio, Steven P.; Clark, Robert D.; O'Meara, David L., Method of controlling solid phase diffusion of boron dopants to form ultra-shallow doping regions.
Niskanen, Antti J.; Chen, Shang; Pore, Viljami; Fukazawa, Atsuki; Fukuda, Hideaki; Haukka, Suvi P., Si precursors for deposition of SiN at low temperatures.
Niskanen, Antti J.; Chen, Shang; Pore, Viljami; Fukazawa, Atsuki; Fukuda, Hideaki; Haukka, Suvi P., Si precursors for deposition of SiN at low temperatures.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.