Resource sharing in a telecommunications environment
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H03M-013/00
H04B-001/38
G06F-013/00
G06F-015/16
출원번호
US-0942938
(2013-07-16)
등록번호
US-8607126
(2013-12-10)
발명자
/ 주소
Tzannes, Marcos C.
Lund, Michael
출원인 / 주소
TQ Delta, LLC
대리인 / 주소
Vick, Jason H.
인용정보
피인용 횟수 :
7인용 특허 :
29
초록▼
A transceiver is designed to share memory and processing power amongst a plurality of transmitter and/or receiver latency paths, in a communications transceiver that carries or supports multiple applications. For example, the transmitter and/or receiver latency paths of the transceiver can share an
A transceiver is designed to share memory and processing power amongst a plurality of transmitter and/or receiver latency paths, in a communications transceiver that carries or supports multiple applications. For example, the transmitter and/or receiver latency paths of the transceiver can share an interleaver/deinterleaver memory. This allocation can be done based on the data rate, latency, BER, impulse noise protection requirements of the application, data or information being transported over each latency path, or in general any parameter associated with the communications system.
대표청구항▼
1. An apparatus comprising: a multicarrier communications transceiver that is configured to perform a first interleaving function associated with a first latency path and perform a second interleaving function associated with a second latency path, the multicarrier communications transceiver being a
1. An apparatus comprising: a multicarrier communications transceiver that is configured to perform a first interleaving function associated with a first latency path and perform a second interleaving function associated with a second latency path, the multicarrier communications transceiver being associated with a memory,wherein the memory is allocated between the first interleaving function and the second interleaving function in accordance with a message received during an initialization of the transceiver and wherein at least a portion of the memory may be allocated to the first interleaving function or the second interleaving function at any one particular time depending on the message. 2. The apparatus of claim 1, wherein the message is based on one or more communication parameters. 3. The apparatus of claim 2, wherein at least one of the communication parameters is a data rate, a latency, an INP value, or a Bit Error Rate (BER). 4. The apparatus of claim 1, wherein the transceiver is configured to transport one or more of video, internet access and voice data using a wired or wireless channel. 5. The apparatus of claim 1, wherein the apparatus is a customer premises modem that is capable of transporting video. 6. The apparatus of claim 1, wherein the transceiver includes a shared processing module configured to provide processing resources to one or more of a plurality of coding and decoding modules. 7. The apparatus of claim 1, wherein the transceiver includes at least one digital signal processor. 8. The apparatus of claim 1, wherein the transceiver includes at least one ASIC. 9. The apparatus of claim 1, wherein a sum of a maximum amount of the memory that can be allocated to the first interleaving function and a maximum amount of the memory that can be allocated to the second interleaving function is more than a total amount of the memory. 10. An apparatus comprising: a multicarrier communications transceiver that is configured to generate a message during an initialization of the transceiver, perform a first deinterleaving function associated with a first latency path, and perform a second deinterleaving function associated with a second latency path, the transceiver being associated with a memory,wherein at least a portion of the memory may be allocated to the first deinterleaving function or the second deinterleaving function at any one particular time and wherein the generated message indicates how the memory has been allocated between the first deinterleaving function and second deinterleaving function. 11. The apparatus of claim 10, wherein the message is based on one or more communication parameters. 12. The apparatus of claim 11, wherein at least one of the communication parameters is a data rate, a latency, an INP value, or a Bit Error Rate (BER). 13. The apparatus of claim 10, wherein the transceiver is configured to transport one or more of video, internet access and voice data using a wired or wireless channel. 14. The apparatus of claim 10, wherein the apparatus is a linecard that is capable of transporting video. 15. The apparatus of claim 10, wherein the transceiver includes a shared processing module configured to provide processing resources to one or more of a plurality of coding and decoding modules. 16. The apparatus of claim 10, wherein the transceiver includes at least one digital signal processor. 17. The apparatus of claim 10, wherein the transceiver includes at least one ASIC. 18. The apparatus of claim 10, wherein a sum of a maximum amount of the memory that can be allocated to the first deinterleaving function and a maximum amount of the memory that can be allocated to the second deinterleaving function is more than a total amount of the memory. 19. A method of operating components of a telecommunications network, the components including: a first multicarrier communications transceiver located in a linecard and a second multicarrier communications transceiver located at a customer premises, the first transceiver being configured to perform a first deinterleaving function associated with a first latency path and perform a second deinterleaving function associated with a second latency path, the second transceiver being configured to perform a first interleaving function associated with the first latency path and perform a second interleaving function associated with the second latency path and each of the first and second transceivers being associated with a respective memory, the method comprising: causing the first transceiver to allocate the memory associated with the first transceiver between the first deinterleaving function performed by the first transceiver and the second deinterleaving function performed by the first transceiver, wherein at least a portion of the memory associated with the first transceiver may be allocated to the first deinterleaving function performed by the first transceiver or the second deinterleaving function performed by the first transceiver at any one particular time; andcausing the first transceiver to transmit a message to the second transceiver during an initialization of the second transceiver, wherein the message indicates how the memory associated with the second transceiver is to be allocated between the first interleaving function performed by the second transceiver and the second interleaving function performed by the second transceiver and wherein at least a portion of the memory associated with the second transceiver may be allocated to the first interleaving function performed by the second transceiver or the second interleaving function performed by the second transceiver at any one particular time depending on the message. 20. The method of claim 19, wherein the message is transmitted or received using a wired or wireless channel and wherein the method further comprises causing the first transceiver to transport video, internet access and voice data using the wired or wireless channel. 21. The method of claim 19, further comprising allocating a shared processing module to a plurality of coding and/or decoding modules within the first transceiver. 22. The method of claim 19, wherein the message is based on one or more communication parameters. 23. The method of claim 22, wherein at least one of the communication parameters is a data rate, a latency, an INP value or a Bit Error Rate (BER). 24. The method of claim 19, wherein the telecommunications network is a DSL network. 25. The method of claim 19, wherein the first transceiver is included within a line card. 26. The method of claim 19, wherein the second transceiver is included within a customer premises modem. 27. The method of claim 19, wherein a sum of a maximum amount of the memory associated with the first transceiver that can be allocated to the first deinterleaving function performed by the first transceiver and a maximum amount of the memory associated with the first transceiver that can be allocated to the second deinterleaving function performed by the first transceiver is more than a total amount of the memory associated with the first transceiver. 28. The method of claim 19, wherein a sum of a maximum amount of the memory associated with the second transceiver that can be allocated to the first interleaving function performed by the second transceiver and a maximum amount of the memory associated with the second transceiver that can be allocated to the second interleaving function performed by the second transceiver is more than a total amount of the memory associated with the second transceiver.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (29)
Hunzinger,Jason F.; Khalona,Ramon A., ARQ parameter retransmission control for variable data rate channels.
Efland, Gregory H.; Liang, Haixiang; Peterson, Kevin H.; Chen, Yuanjie; Corry, Alan G.; Ferrario, Nino P.; Guan, Jeff Z.; Prahlad, Meera; Stomakhin, Ilya; Wan, Yongbing; Yamano, Larry C.; Yin, Lin; Yu, Gong-San; Papanicolaou, George A., Asymmetric digital subscriber line modem apparatus and methods therefor.
Kim,Hun Kee; Choi,Gin Kyu; Yoon,Jae Seung; Kim,Noh Sun; Lee,Jun Sung; Moon,Yong Suk, Interleaving apparatus and method for symbol mapping in an HSDPA mobile communication system.
Tzannes, Marcos C.; Tzannes, Michael A.; Hunter, David C.; Gross, Richard W.; Padir, Halil, Method and a multi-carrier transceiver supporting dynamic switching between active application sets.
Berens, Friedbert; Chalard, Laurent; Tanrikulu, Stèphane Erkan; Messina, Ettore, Method and device for decoding packets of data within a hybrid ARQ scheme.
Fadavi-Ardekani, Jalil; Soto, Walter G.; Xin, Weizhuang, Multi-session asymmetric digital subscriber line buffering and scheduling apparatus and method.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.