Method of forming three dimensional integrated circuit devices using layer transfer technique
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-021/822
H01L-021/8238
출원번호
US-0635436
(2011-06-28)
등록번호
US-8642416
(2014-02-04)
국제출원번호
PCT/US2011/042071
(2011-06-28)
§371/§102 date
20120916
(20120916)
국제공개번호
WO2012/015550
(2012-02-02)
발명자
/ 주소
Or-Bach, Zvi
Sekar, Deepak
Cronquist, Brian
Wurman, Ze'ev
출원인 / 주소
Monolithic 3D Inc.
인용정보
피인용 횟수 :
18인용 특허 :
320
초록▼
A method for formation of a semiconductor device including a first wafer including a first single crystal layer comprising first transistors and first alignment mark, the method including: implanting to form a doped layer within a second wafer; forming a second mono-crystalline layer on top of the f
A method for formation of a semiconductor device including a first wafer including a first single crystal layer comprising first transistors and first alignment mark, the method including: implanting to form a doped layer within a second wafer; forming a second mono-crystalline layer on top of the first wafer by transferring at least a portion of the doped layer using layer transfer step, and completing the formation of second transistors on the second mono-crystalline layer including a step of forming a gate dielectric followed by second transistors gate formation step, wherein the second transistors are horizontally oriented.
대표청구항▼
1. A method for formation of a semiconductor device, the method comprising: providing a first wafer comprising a first single crystal layer comprising first transistors and at least one first alignment mark;implanting to form a doped layer within a second wafer;forming a second mono-crystalline laye
1. A method for formation of a semiconductor device, the method comprising: providing a first wafer comprising a first single crystal layer comprising first transistors and at least one first alignment mark;implanting to form a doped layer within a second wafer;forming a second mono-crystalline layer on top of said first wafer by transferring at least a portion of said doped layer using a layer transfer step, andcompleting formation of second transistors on said second mono-crystalline layer comprising a step of forming a gate dielectric followed by a second transistors gate formation step, wherein said second transistors are horizontally oriented. 2. The method according to claim 1, comprising providing at least one metal layer overlying said first single crystal layer, wherein said at least one metal layer comprises copper or aluminum; and provides an interconnection for said first transistors. 3. The method according to claim 1, wherein at least one of said second transistors is a p-type transistor and at least one of said second transistors is an n-type transistor. 4. The method according to claim 1, comprising: forming a first logic circuit comprising at least a portion of said first transistors; andforming a second logic circuit comprising at least a portion of said second transistors, wherein said second logic circuit overlays said first logic circuit, andperforming a step of replacing:said first logic circuit by said second logic circuit, or replacing said second logic circuit by said first logic circuit. 5. The method according to claim 1, wherein at least one of said second transistors has a double gate. 6. The method according to claim 1, wherein at least one of said second transistors is a Finfet type transistor. 7. The method according to claim 1, comprising a step of forming a thermal contact to said second mono-crystalline layer, wherein said thermal contact is designed to conduct heat but to not conduct electricity. 8. The method according to claim 1, comprising a step of depositing at least one electrical isolation region between at least two of said second transistors, wherein said electrical isolation region is designed to conduct heat. 9. The method according to claim 1, comprising a step of depositing a heat spreader layer between said second mono-crystalline layer and said first single crystal layer. 10. The method according to claim 1, comprising a step of forming at least one thermally conductive path between a power bus and an isolation layer between two of said second transistors. 11. The method according to claim 1, comprises a memory array comprising said second transistors, wherein said memory array is a floating body DRAM array. 12. The method according to claim 1, comprising implementing a logic design on said device, wherein said step of implementing comprises a synthesis step utilizing at least two libraries, wherein one of said libraries utilized more aggressive design rules than the other. 13. The method according to claim 1, comprising designing at least one power bus based on heat removal criteria. 14. The method according to claim 1, comprising forming at least three metal layers between said first single crystal layer and said second mono-crystalline layer, wherein said at least three metal layers comprises a metal three layer overlying a metal two layer overlying a metal one layer, said metal three layer comprising a metal three pitch, said metal two layer comprising a metal two pitch, said metal one layer comprising a metal one pitch, and wherein said metal two pitch is smaller than said first metal pitch and said third metal pitch. 15. A method for formation of a semiconductor device, the method comprising: a first wafer comprising a first mono-crystalline layer comprising first transistors, andcomprising a step of implant to form second transistors within a second mono-crystalline layer, andtransferring the second mono-crystalline layer on top of said first mono-crystalline layer, wherein said method comprises using at least ten masks, each with its own unique patterns, andwherein said method is used for formation of at least two devices which each have a substantially different amount of logic, memory or Input-Output cells, andwherein each of said two devices has been formed using said at least ten masks, andwherein said two devices have the same number of mono-crystalline layers. 16. The method according to claim 15, comprising the step of formation of dice lines by etching pre-patterned layers. 17. The method according to claim 15, wherein at least one of said two devices comprises unused potential dice lines. 18. The method according to claim 15, wherein the formation of at least one of said two devices comprises the step of using a custom mask to form at least one connection over unused potential dice lines, and wherein the formation of the other of said two devices does not use said custom mask. 19. The method according to claim 15, wherein at least one of said two devices comprises at least two micro-control-units (MCUs), and wherein said two micro-control-units comprise a fixed interconnection between them. 20. The method according to claim 15, further comprising the step of forming a Through Silicon Via (TSV) to form a connection between said second transistors and said first transistors.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (320)
Bernstein, Kerry; Coteus, Paul W.; Emma, Philip G., 3-dimensional integrated circuit architecture, structure and method for fabrication thereof.
Hamm Robert Alan ; Kopf Rose Fasano ; Pinzone Christopher James ; Ryan Robert William ; Tate Alaric, Alignment techniques for epitaxial growth processes.
Silverstein Louis D. (Scottsdale AZ) Bernot Anthony J. (Gilbert AZ), Apparatus and method for an electronically controlled color filter for use in information display applications.
Mule,Tony; Meindl,James D.; Gaylord,Thomas K., Back-side-of-die, through-wafer guided-wave optical clock distribution networks, method of fabrication thereof, and uses thereof.
Kellar, Scot A.; Kim, Sarah E.; List, R. Scott, Barrier structure against corrosion and contamination in three-dimensional (3-D) wafer-to-wafer vertical stack.
Neville Matthew (Champaign IL) Fluck David J. (Pesotum IL) Hung Cheng-Hung (Champaign IL) Lucarelli Michael A. (Mattoon IL) Scherber Debra L. (Orangevale CA), Chemical mechanical polishing slurry for metal layers.
Batude, Perrine; Clavelier, Laurent; Jaud, Marie-Anne; Thomas, Olivier; Vinet, Maud, Circuit with transistors integrated in three dimensions and having a dynamically adjustable threshold voltage VT.
Cao Wanqing ; Lee Sang-Yun ; Lo Guo-Qiang ; Lee Shih-Ked, Cobalt silicide structure for improving gate oxide integrity and method for fabricating same.
Kang, Pil-kyu; Choi, Gil-heyun; Bae, Dae-lok; Park, Byung-lyul; Lee, Dong-kak, Conductive layer buried-type substrate, method of forming the conductive layer buried-type substrate, and method of fabricating semiconductor device using the conductive layer buried-type substrate.
Abou-Khalil, Michel J.; Gauthier, Jr., Robert J.; Lee, Tom C.; Li, Junjun; Putnam, Christopher S.; Mitra, Souvick, Design structures for high-voltage integrated circuits.
Abadeer, Wagdi W.; Chatty, Kiran V.; Gauthier, Jr., Robert J.; Rankin, Jed H.; Shi, Yun; Tonti, William R., Device and design structures for memory cells in a non-volatile random access memory and methods of fabricating such device structures.
Aronowitz Sheldon ; Puchner Helmut ; Kapre Ravindra A. ; Kimball James P., Formation of integrated circuit structure using one or more silicon layers for implantation and out-diffusion in formation of defect-free source/drain regions and also for subsequent formation of sil.
Fitch Jon T. (Austin TX) Venkatesan Suresh (Austin TX) Witek Keith E. (Austin TX), Integrated circuit having both vertical and horizontal devices and process for making the same.
New,Bernard J.; Conn,Robert O.; Young,Steven P.; Young,Edel M., Integrated circuit with interface tile for coupling to a stacked-die second integrated circuit.
Shimoto,Tadanori; Kikuchi,Katsumi; Matsui,Koji; Baba,Kazuhiro, Interconnecting substrate for carrying semiconductor device, method of producing thereof and package of semiconductor device.
Vyvoda, Michael A.; Herner, S. Brad; Petti, Christopher J.; Walker, Andrew J., Inverted staggered thin film transistor with salicided source/drain structures and method of making same.
Rohatgi Ajeet (Murrysville PA) Rai-Choudhury Prosenjit (Export PA) Gigante Joseph R. (Beltsville MD) Singh Ranbir (State College PA) Fonash Stephen J. (State College PA), Low temperature process for annealing shallow implanted N+/P junctions.
Dawson Robert ; Fulford ; Jr. H. Jim ; Gardner Mark I. ; Hause Frederick N. ; Michael Mark W. ; Moore Bradley T. ; Wristers Derick J., Method and apparatus for in situ anneal during ion implant.
Iriguchi, Chiharu, Method for fabricating semiconductor device, and electro-optical device, integrated circuit and electronic apparatus including the semiconductor device.
Zavracky Paul M. (Norwood MA) Zavracky Matthew (Attleboro MA) Vu Duy-Phach (Taunton MA) Dingle Brenda (Mansfield MA), Method for forming three dimensional processor using transferred thin film circuits.
Chan Kevin Kok ; D'Emic Christopher Peter ; Jones Erin Catherine ; Solomon Paul Michael ; Tiwari Sandip, Method for making bonded metal back-plane substrates.
Kugimiya Koichi (Toyonaka JPX) Akiyama Shigenobu (Hirakata JPX) Fuse Genshu (Hirakata JPX), Method of fabricating a multi-layer type semiconductor device including crystal growth by spirally directing energy beam.
Harder Christoph S. (Zurich CHX) Jaeckel Heinz (Kilchberg CHX) Wolf Hans P. (Zurich CHX), Method of fabricating a self-aligned metal-semiconductor FET having an insulator spacer.
Norman Michael P. (Chandler AZ) Harvey ; III Thomas B. (Scottsdale AZ) Zhu Xiaodong T. (Chandler AZ), Method of fabricating an integrated multicolor organic led array.
Kwon, Jang yeon; Han, Min koo; Cho, Se young; Park, Kyung bae; Kim, Do young; Lee, Min cheol; Han, Sang myeon; Noguchi, Takashi; Park, Young soo; Jung, Ji sim, Method of fabricating poly-crystalline silicon thin film and method of fabricating transistor using the same.
Robert William McClelland ; Noa More Rensing ; Mark Bradley Spitzer ; Paul Daniel Aquilino ; Paul Martin Zavracky, Method of fabrication of a torsional micro-mechanical mirror system.
Anderson James M. (Huntington Beach CA) Coulson Andrew R. (Santa Monica CA) Demaioribus Vincent J. (Redondo Beach CA) Nicholas Henry T. (Redondo Beach CA), Method of making an adaptive configurable gate array.
Kang Sang-Won (Daejeon KRX) Yu Hyun-Kyu (Daejeon KRX) Kang Won-Gu (Daejeon KRX), Method of manufacturing a semiconductor device having buried elements with electrical characteristic.
Ho, ChiaHua; Lai, Erh Kun; Hsieh, Kuang Yeu, Methods of operating a bistable resistance random access memory with multiple memory layers and multilevel memory states.
Stephen Ross Forrest ; Mark Edward Thompson ; Paul Edward Burrows ; Dennis Matthew McCarty ; Linda Susan Sapochak ; Jon Andrew Cronin, Mixed vapor deposited films for electroluminescent devices.
Forrest Stephen Ross ; Thompson Mark Edward ; Burrows Paul Edward ; Sapochak Linda Susan ; McCarty Dennis Matthew, Multicolor organic light emitting devices.
Forrest Stephen Ross ; Thompson Mark Edward ; Burrows Paul Edward ; Sapochak Linda Susan ; McCarty Dennis Matthew, Multicolor organic light emitting devices.
Forrest Stephen Ross ; Thompson Mark Edward ; Burrows Paul Edward ; Sapochak Linda Susan ; McCarty Dennis Matthew, Multicolor organic light emitting devices.
Jang, Jae Hoon; Jung, Soon Moon; Kim, Jong Hyuk; Rah, Young Seop; Park, Han Byung, Non-volatile memory devices including etching protection layers and methods of forming the same.
Koh, Gwan-Hyeob; Ha, Dae-Won, Non-volatile memory devices including stacked NAND-type resistive memory cell strings and methods of fabricating the same.
Kim, Sarah E.; List, R. Scott; Kellar, Scot A., Process of vertically stacking multiple wafers supporting different active integrated circuit (IC) devices.
Kim,Sarah E.; List,R. Scott; Kellar,Scot A., Process of vertically stacking multiple wafers supporting different active integrated circuit (IC) devices.
Breitwisch, Matthew J.; Ditlow, Gary S.; Franceschini, Michele M.; Lastras-Montano, Luis A.; Montoye, Robert K.; Rajendran, Bipin, Resistive memory devices having a not-and (NAND) structure.
Thomas, Olivier; Batude, Perrine; Pouydebasque, Arnaud; Vinet, Maud, SRAM memory cell having transistors integrated at several levels and the threshold voltage VT of which is dynamically adjustable.
Nemati Farid ; Plummer James D., Semiconductor capacitively-coupled NDR device and its applications in high-density high-speed memories and in power switches.
Farnworth,Warren M.; Wood,Alan G.; Hiatt,William M.; Wark,James M.; Hembree,David R.; Kirby,Kyle K.; Benson,Pete A., Semiconductor component having plate, stacked dice and conductive vias.
Saito Keishi (Nabari JPX) Fujioka Yasushi (Ueno JPX), Semiconductor device having a semiconductor region in which a band gap being continuously graded.
Mazur Carlos A. (Austin TX) Fitch Jon T. (Austin TX) Hayden James D. (Austin TX) Witek Keith E. (Austin TX), Semiconductor memory device and method of formation.
Zavracky Paul M. (Norwood MA) Fan John C. C. (Chestnut Hill MA) McClelland Robert (Norwell MA) Jacobsen Jeffrey (Hollister CA) Dingle Brenda (Norton MA) Spitzer Mark B. (Sharon MA), Single crystal silicon arrayed devices for display panels.
Iyer Subramanian S. ; Baran Emil ; Mastroianni Mark L. ; Craven Robert A., Single-etch stop process for the manufacture of silicon-on-insulator wafers.
Atkinson Gary M. (1012 - 7th St. ; #15 Santa Monica CA 90403) Courtney M. DuChesne (15127 Blackhawk Mission Hills CA 91345), Split collector vacuum field effect transistor.
Schuehrer,Holger; Hartig,Carsten; Bartsch,Christin; Frohberg,Kai, Technique for forming a passivation layer prior to depositing a barrier layer in a copper metallization layer.
Barbee Steven G. (Dover Plains NY) Leas James M. (Washington DC) Lloyd James R. (Fishkill NY) Nagarajan Arunachala (Wappingers Falls NY), Thin film semiconductor device and method for manufacture.
Chan, Victor; Guarini, Kathryn W.; Ieong, Meikei, Three dimensional CMOS integrated circuits having device layers built on different crystal oriented wafers.
Alam, Syed M.; Elfadel, Ibrahim M.; Guarini, Kathryn W; Ieong, Meikei; Kudva, Prabhakar N.; Kung, David S.; Lavin, Mark A.; Rahman, Arifur, Three dimensional integrated circuit and method of design.
Takayama,Toru; Maruyama,Junya; Goto,Yuugo; Kuwabara,Hideaki; Yamazaki,Shunpei, Vehicle, display device and manufacturing method for a semiconductor device.
Kim, Ju-Youn; Kim, Min-Choul; Kim, Bo-Soon; Park, Min-Yeop; Lee, Sang-Min, Methods of manufacturing semiconductor devices including device isolation processes.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.